Please use this identifier to cite or link to this item:
http://localhost:8080/xmlui/handle/123456789/924Full metadata record
| DC Field | Value | Language |
|---|---|---|
| dc.contributor.author | Kumar, Korlapati Keerti | - |
| dc.date.accessioned | 2024-02-20T04:38:13Z | - |
| dc.date.available | 2024-02-20T04:38:13Z | - |
| dc.date.issued | 2015 | - |
| dc.identifier.uri | http://localhost:8080/xmlui/handle/123456789/924 | - |
| dc.language.iso | en | en_US |
| dc.title | Investigations on sub-threshold leakage Current reduction in cmos circuits | en_US |
| dc.type | Thesis | en_US |
| Appears in Collections: | Electronics and Communication Engineering | |
Files in This Item:
| File | Description | Size | Format | |
|---|---|---|---|---|
| Thesis_700964.pdf | 4.44 MB | Adobe PDF | View/Open |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.