1. Dspace@NITW
  2. Theses / Dissertation
  3. Electrical Engineering
Please use this identifier to cite or link to this item: http://localhost:8080/xmlui/handle/123456789/786
Full metadata record
DC FieldValueLanguage
dc.contributor.authorVemuganti, Hari Priya-
dc.date.accessioned2024-02-14T06:29:45Z-
dc.date.available2024-02-14T06:29:45Z-
dc.date.issued2018-
dc.identifier.urihttp://localhost:8080/xmlui/handle/123456789/786-
dc.language.isoenen_US
dc.titleReduced Switch Count Multilevel Inverters: Topologies, Pwm Schemes and Fault Tolerant Operationen_US
dc.typeThesisen_US
Appears in Collections:Electrical Engineering

Files in This Item:
File Description SizeFormat 
Thesis_714118.pdf10.94 MBAdobe PDFView/Open
Show simple item record


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.