Please use this identifier to cite or link to this item: http://localhost:8080/xmlui/handle/123456789/532
Full metadata record
DC FieldValueLanguage
dc.contributor.authorAgarwal, Ashok-
dc.date.accessioned2023-10-11T06:18:29Z-
dc.date.available2023-10-11T06:18:29Z-
dc.date.issued2019-
dc.identifier.urihttp://localhost:8080/xmlui/handle/123456789/532-
dc.language.isoenen_US
dc.subjectReconfigurableen_US
dc.subjectSDRen_US
dc.titleArea Efficient Reconfigurable Architectures for Sample Rate Conversion in SDR Receiversen_US
dc.typeThesisen_US
Appears in Collections:Electronics and Communication Engineering

Files in This Item:
File Description SizeFormat 
Thesis_701143.pdf3.68 MBAdobe PDFView/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.