Please use this identifier to cite or link to this item:
http://localhost:8080/xmlui/handle/123456789/2617Full metadata record
| DC Field | Value | Language |
|---|---|---|
| dc.contributor.author | Syed, A. | - |
| dc.contributor.author | Chaitanya, G.V. | - |
| dc.contributor.author | Sayeh, M.R. | - |
| dc.date.accessioned | 2025-01-09T05:30:33Z | - |
| dc.date.available | 2025-01-09T05:30:33Z | - |
| dc.date.issued | 2012-08 | - |
| dc.identifier.citation | 10.1007/s12596-012-0076-y | en_US |
| dc.identifier.uri | http://localhost:8080/xmlui/handle/123456789/2617 | - |
| dc.description | NITW | en_US |
| dc.description.abstract | On the run towards making a photonic processor, which uses the photons of visible light rather than electric current to perform digital computations we propose all optical digital logic gate library consisting of NOR, OR, AND, XOR, and two compound gates. These gates which are designed using semiconductor ring lasers (SRL) are analyzed and modeled by developing rate equations. This digital library can be used in any CAD tool developed to design integrated photonics components. The phenomenon of injection locking is used for the realization of logic gates. | en_US |
| dc.language.iso | en | en_US |
| dc.publisher | Journal of Optics | en_US |
| dc.subject | Semiconductor Ring Laser (SRL) | en_US |
| dc.subject | Integrated photonics | en_US |
| dc.subject | All optical | en_US |
| dc.subject | Digital logic gates | en_US |
| dc.title | All optical digital logic gates library | en_US |
| dc.type | Article | en_US |
| Appears in Collections: | Electronics and Communications Engineering | |
Files in This Item:
| File | Description | Size | Format | |
|---|---|---|---|---|
| s12596-012-0076-y.pdf | 480.56 kB | Adobe PDF | View/Open |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.