Please use this identifier to cite or link to this item:
http://localhost:8080/xmlui/handle/123456789/1622Full metadata record
| DC Field | Value | Language |
|---|---|---|
| dc.contributor.author | Patri, Sreehari Rao | - |
| dc.contributor.author | Krishna Prasad, K.S.R | - |
| dc.date.accessioned | 2024-11-21T08:21:01Z | - |
| dc.date.available | 2024-11-21T08:21:01Z | - |
| dc.date.issued | 2008 | - |
| dc.identifier.citation | 10.1155/2008/259281 | en_US |
| dc.identifier.uri | http://localhost:8080/xmlui/handle/123456789/1622 | - |
| dc.description | NITW | en_US |
| dc.description.abstract | This paper proposes a capacitor-less LDO with improved steady-state response and reduced transient overshoots and undershoots. The novelty in this approach is that the regulation is improved to a greater extent by the improved error amplifier in addition to improved transient response against five vital process corners. Also entire quiescent current required is kept below 100 μA. This LDO voltage regulator provides a constant 1.2 V output voltage against all load currents from zero to 50 mA with a maximum voltage drop of 200 mV. It is designed and tested using Spectre, targeted to be fabricated on UMC 180 nm. | en_US |
| dc.language.iso | en | en_US |
| dc.publisher | VLSI Design | en_US |
| dc.subject | Robust Low-Voltage | en_US |
| dc.subject | On-Chip LDO | en_US |
| dc.subject | Voltage Regulator | en_US |
| dc.title | A Robust Low-Voltage On-Chip LDO VoltageRegulator in 180 nm | en_US |
| dc.type | Article | en_US |
| Appears in Collections: | Electronics and Communications Engineering | |
Files in This Item:
| File | Description | Size | Format | |
|---|---|---|---|---|
| VLSI Design - 2008 - Patri - A Robust Low‐Voltage On‐Chip LDO Voltage Regulator in 180 nm.pdf | 1.14 MB | Adobe PDF | View/Open |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.