

# **DESIGN AND CIRCUIT PERFORMANCE ANALYSIS OF ENCLOSED CIRCULAR DOUBLE GATE MOSFETS**

Submitted in partial fulfilment of the requirements

for the award of the degree of

**Doctor of Philosophy**

by

**Kallepelli Sagar**

(Roll No. 718142)

Supervisor

**Dr. Maheshwaram Satish**

Assistant Professor

Department of Electronics and Communication Engineering



**Department of Electronics & Communication Engineering**  
**NATIONAL INSTITUTE OF TECHNOLOGY WARANGAL – 506004, T.S, INDIA**  
**August-2023**

## APPROVAL SHEET

This thesis entitled "**Design and Circuit Performance Analysis of Enclosed Circular Double Gate MOSFETs**" by **Mr. Kallepelli Sagar** is approved for the degree of **Doctor of Philosophy**.

### Examiners

---

---

### Supervisor

---

#### **Dr. Maheshwaram Satish**

Assistant Professor, Department of Electronics & Communication Engineering,  
NIT WARANGAL

### Chairman

---

#### **Prof. D. Vakula**

Head, Department of Electronics & Communication Engineering,  
NIT WARANGAL

**Date: 07-08-2023**

**Place: Warangal**

## **DECLARATION**

I hereby declare that the matter embodied in this thesis entitled "**Design and Circuit Performance Analysis of Enclosed Circular Double Gate MOSFETs**" is based entirely on the result of the investigation and research work carried out by me under the supervision of **Dr. Maheshwaram Satish**, Department of Electronics and Communication Engineering, National Institute of Technology, Warangal. I declare that this work is original and has not been submitted in part or full, for any degree or diploma to this or any other university and was not submitted elsewhere for the award of any degree.

I also declare that this written submission represents my ideas in my own words and where others' ideas or words have been included, I have adequately cited and referenced the original sources. I have adhered to all principles of academic honesty and integrity and have not misrepresented or fabricated or falsified any idea/date/fact/source in my submission. I understand that any violation of the above will cause disciplinary action by the institute and can also evoke penal action from the sources which have thus not been properly cited or from whom proper permission has not been taken when needed.

**Kallepelli Sagar**

**Roll No: 718142**

**Date: 07-08-2023**

**Place: Warangal**

**Department of Electronics and Communication Engineering**  
**National Institute of Technology**  
**Warangal – 506 004, Telangana, India**



**CERTIFICATE**

This is to certify that the thesis work entitled "**Design and Circuit Performance Analysis of Enclosed Circular Double Gate MOSFETs**", which is being submitted by Mr. Kallepelli Sagar (Roll No.718142), is a bonafide work submitted to National Institute of Technology Warangal in partial fulfilment of the requirement for the award of the degree of *Doctor of Philosophy in Electronics and Communication Engineering of National Institute of Technology, Warangal* is a record of bonafide research work carried out by him under my supervision.

To the best of our knowledge, the work incorporated in this thesis has not been submitted elsewhere for the award of any degree.

**Dr. Maheshwaram Satish**  
Supervisor  
Department of ECE  
National Institute of Technology  
Warangal – 506004

This Thesis is Dedicated to My  
Family, Gurus, & Friends

# Contents

<b>Contents .....</b>	<b>vi</b>
<b>ACKNOWLEDGEMENTS.....</b>	<b>ix</b>
<b>ABSTRACT .....</b>	<b>xi</b>
<b>List of Figures.....</b>	<b>xiii</b>
<b>List of Tables .....</b>	<b>xvii</b>
<b>Nomenclature.....</b>	<b>xviii</b>
<b>1. Introduction .....</b>	<b>1</b>
1.1. History.....	1
1.2. Developments of MOS Technologies .....	3
1.3. Motivation.....	6
1.4. Problem Statement .....	6
1.5. Research Objectives .....	7
1.6. Thesis Organization.....	7
<b>2. Literature Survey .....</b>	<b>9</b>
2.1. Review on Possible Solutions .....	9
2.1.1. Review on Advanced Structures .....	10
2.1.2. Review on Non-standard Devices .....	14
2.1.3. Review on Circular MOSFETs .....	15
2.2. Review on Radiation Effects.....	19
2.3. Research Gaps.....	20
<b>3. TCAD Calibration and Simulation Setups .....</b>	<b>22</b>
3.1. Visual Technology Computer Aided Design: Visual TCAD .....	22
3.2. Calibration Setup.....	26
3.2.1. 30 nm Technology Node .....	27
3.2.2. 10 nm Technology Node .....	29
3.3. Simulation Setups for Radiation Effects Analysis .....	31
3.3.1. Simulation Setup for TID Effect in Semiconductor Devices .....	31

3.3.2. Simulation Setup for Single Event Effects (SEE) in CMOS Circuits .....	34
<b>4. Design of Circular MOSFETs.....</b>	<b>35</b>
4.1. Circular Single Gate Transistor (CSGT).....	35
4.2. Circular Double Gate Transistor (CDGT).....	36
4.2.1. CDGT Device Structure .....	36
4.2.2. CDGT Fabrication Process.....	36
4.3. Simulation Methodology of CSGT and CDGT Devices.....	38
4.4. Raised Source/Drain CDGT Structures.....	40
4.5. JL Mode Analysis of Raised ‘both’ CDGT MOSFETs .....	43
4.6. Performance Analysis of CSGT/CDGT Devices at Sub 10 nm Node .....	45
4.7. Summary .....	49
<b>5. CDGT Device Optimization and Scaling Performance .....</b>	<b>50</b>
5.1. CDGT Device Optimization.....	50
5.2. Performance Analysis of Underlap (UL) .....	53
5.3. Performance Enhancement with High-k Dielectric.....	58
5.4. Benchmarking of CDGT device.....	60
5.5. CDGT Device Scaling Performance .....	61
5.5.1. Technology Node (7 nm) .....	64
5.5.2. Technology Node (5 nm) .....	66
5.6. Impact of Geometrical Variations on CDGT Performance.....	68
5.6.1. Gate Length (L).....	68
5.6.2. Silicon film thickness ( $T_{si}$ ) .....	70
5.7. Circular Nanosheet MOSFETs (C- NSFETs).....	72
5.7.1. Device Structure and Fabrication Process.....	72
5.7.2. Simulation Methodology.....	74
5.8. Stacked Circular Nanosheet MOSFET (SC-NSFETs).....	76
5.9. Summary .....	80
<b>6. Circuit Performance and Radiation Effects analysis of Circular MOSFETs.....</b>	<b>82</b>
6.1. Circuit Performance Analysis of Circular MOSFETs.....	82

6.1.1. Inverter Performance Analysis at 30 nm Technology Node .....	82
6.1.2. Inverter Performance Analysis at 10 nm Technology Node .....	85
6.2. Radiation Effects in Circular MOSFETs.....	90
6.2.1. Radiation Basics.....	90
6.2.2. Types of Radiation Effects in Electronics .....	91
6.2.2.1. Cumulative Effects.....	91
6.2.2.2. Single Event Effects (SEEs).....	93
6.2.3. Analysis of TID Effects on Circular MOSFETs .....	96
6.2.4. Analysis of SEEs on Inverter Performance of Circular MOSFETs .....	99
6.3. Summary .....	103
<b>7. Conclusions and Future Scope .....</b>	<b>104</b>
7.1. Conclusions .....	104
7.2. Future Scope.....	106
<b>Bibliography .....</b>	<b>107</b>
<b>List of Publications.....</b>	<b>126</b>
<b>Appendix .....</b>	<b>127</b>

## ACKNOWLEDGEMENTS

I am grateful to many people who made this work possible and helped me during my Ph.D studies. I am greatly indebted to my research supervisor Dr. Maheshwaram Satish for giving me excellent support during my research activity at NIT Warangal. He encouraged me in choosing my research topic, his vision in my research area leads to successful investigations. I am very much thankful for giving research freedom and guidance, support in non-academic matters and for the humanity shown to me. With his inimitable qualities as a good teacher, he chiseled my path towards perfection. Ever since I met him, he has been an eternal source of motivation, inspiration, encouragement, and enlightenment. He is responsible for making the period of my research work an educative and enjoyable learning experience. The thesis would not have seen the light of the day without his insistent support and cooperation.

I am also grateful to Prof. D. Vakula, Head of the Department, Dept. of Electronics and Communication Engineering, for his valuable suggestions and support that he shared during my research tenure.

I take this privilege to thank all my Doctoral Scrutiny Committee members, Prof. D. Dinakar, Department of Physics, Prof. P. Sreehari Rao, Department of Electronics and Communication Engineering, Dr. V. Narendar, Assistant Professor, Department of Electronics and Communication Engineering for their detailed review, constructive suggestions and excellent advice during the progress of this research work.

I am grateful to the former Heads of the ECE department Prof. N. Bheema Rao, Prof. L. Anjaneyulu and Prof. P. Sreehari Rao for their continuous support and encouragement. I would also appreciate the encouragement from teaching, non-teaching members and fraternity of Dept. of E.C.E. of N.I.T. Warangal. They have always been encouraging and supportive.

I take this opportunity to convey my regards to my well-wishers and co-scholars for being always next to me. Thanks to Dr. G. Arun Kumar, Dr. V. Rama, V.L. Kiranmai, Dr. Ch. Balaram Murthy, K. Ravi, R. Srikanth, and N. Pradeep Department of Electronics and Communication Engineering for their motivation and support throughout my work.

I acknowledge my gratitude to all my teachers, colleagues, and relatives at various places for supporting and cooperating with me to complete this work.

I would like to thank my family members (my father Sathya Narayana, my mother Sharadha, my wife Srujana, my son Saharsh Sai, my sister Mounika, my brother-in-law Satish, my niece Sri Dhatri, and my nephew Devarsh), and closest friends (Gym walkers association members, Kishore, and Raj Kumar) for giving me mental support and inspiration. They have motivated and helped me to complete my thesis work successfully.

Finally, I thank God, for filling me every day with new hopes, strength, purpose, and faith.

**Kallepelli Sagar**

# ABSTRACT

Over the last decade, the migration of commercial planar CMOS technology to multigate technologies has enabled continuing scaling of feature size to below 20 nm gate length while controlling short channel effects (SCEs) & reducing the leakage current. To address SCEs, multigate MOSFET architectures like FinFETs, gate-all-around (GAA) FETs, nanowire (NW) FETs, and Nanosheet (NS) FETs have been proposed. The multigate FETs with rectangular structure suffer from the corner effect (CE) problem, which is responsible for lowering the threshold voltage ( $V_{TH}$ ) at the channel corners due to a decrease in the longitudinal electric field (LEF). One more issue with multigate rectangular MOSFETs is, they suffer from radiation effects like Total Ionizing dose (TID) and Single event effects (SEE).

To overcome these limitations, alternative solutions have been explored with respect to the device's layout geometry (circular, octagonal, and hexagonal, etc.). The circular gate transistor (CGT) is one such layout based solution that can extend the traditional CMOS process while using less silicon area. Owing to the circular structure they are immune to CE and radiation effects. Due to their asymmetric enclosed design, the inner/outer silicon pad can be configured as Source/Drain or Drain/Source. With the internal drain configuration these CGTs can enhance the LEF along the channel and improve the device performance.

In this thesis, initially, the performance of a novel circular double gate (CDGT) silicon on insulator (SOI) metal oxide semiconductor field effect transistor (MOSFET) to mitigate the SCEs is presented and the compared with existing circular single gate (CSGT) device at 30 nm technology node by using fully calibrated TCAD. In addition, the effects of various device configurations, such as raised S/D topologies and junctionless mode analysis, on CCGT device performance have been investigated.

At sub 10 nm technology nodes a similar comparison is performed between CSGT and CCGT for Low power (LP) and High performance (HP) applications. Among these two, the best device i.e., CCGT is benchmarked against popular multigate architectures. The proposed CCGT device is a suitable substitute for the NS FET in HP applications by offering a higher ON-current ( $I_{ON}$ ) for future technology nodes. The investigation of various CCGT architectures has been carried out further. Among all architectures, the  $HfO_2$  based CCGT architecture with 2 nm of underlap length provides good electrical properties, with an  $I_{ON}/I_{OFF}$

ratio greater than  $10^7$ , near-ideal subthreshold slope (SS), and reduced drain induced barrier lowering (DIBL).

CDGT is further optimized for ON current, by increasing the device area(inner drain radius). Using this concept, increasing the device area by 25% and 50% improves the total ON current by 19% and 39%, respectively. Further, similar analysis is performed at lower nodes 7 nm & 5 nm. The findings indicate that a similar improvement in ON current is observed for future scaling. The influence of source/drain doping concentration is also been investigated on proposed CDT device.

Furthermore, novel NSFETs with circular layout geometry, i.e., Circular Nanosheet MOSFETs (C-NSFETs) are proposed for HP applications at 10 nm gate length. Further, the C-NSFETs performance by vertically stacking the circular sheets (2-sheet, 3-sheet, and 4-sheet) are explored and named them as Stacked Circular NSFETs (SC-NSFETs) and analyzed the variations of their device performance. It is observed that the device drive current is further improved by stacking multiple nanosheets within the same footprint.

Circuit performance is estimated on different circular MOSFETs using the effective current method at the 30 nm technology node, and then detailed analysis is performed using transient simulations at the 10 nm technology node.

Finally, analyzed the effects of radiation such as TID and SEEs, on electrical characteristics of the enclosed circular layout transistors like CSGT and CDT, at 10 nm gate length ( $L_G$ ). The results show that TID has minimal effect on the electrical properties of enclosed circular layout transistors and is insignificant in the case of CDT. During the SEEs simulation, the alpha particles with low energy of 1.5 MeV-  $\text{cm}^2/\text{mg}$  Linear energy transfer (LET) and heavy ion particles with the high energy of 35 MeV- $\text{cm}^2/\text{mg}$  LET are employed. The CDT devices are less sensitive to the Single event transient (SET) in the inverter analysis due to their strong gate controllability by two gates and enclosed circular geometry. These circular FETs show superior immunity to radiation effects due to the enclosed layout. The CDT outperforms the CSGT in terms of electrical performance and is less sensitive to the TID effect and SEEs. This TCAD based simulation study proves the suitability of CDT devices in aerospace and military applications.

# List of Figures

Fig. 1.1: Moore's Law and More [4].....	2
Fig. 1.2: The New Ecosystem of the Electronics Industry [5] .....	2
Fig. 1.3: (a) Rectangular MOSFET layout (b) Circular MOSFET layout, (c) Structure of Circular MOSFET.....	5
Fig. 2.1: Structure of Double gate MOSFET [72].....	11
Fig. 2.2: Structure of FinFET.....	12
Fig. 2.3: Structure of NWFET.....	12
Fig. 2.4: Structure of NSFET.....	13
Fig. 2.5: Structure of VeSFET [30].....	14
Fig. 2.6: The PEF vector components ( $\varepsilon_1$ and $\varepsilon_2$ ) and their outcomes. ....	15
Fig. 2.7: CGT MOSFETs which is operating in a) Internal drain configuration, b) External drain configuration. ....	16
Fig. 2.8: 2 $\times$ 2 array of O-CGT [94].....	17
Fig. 2.9: Alternative overlapping CGT structure [95].....	17
Fig. 2.10: Process setups (a) Lithography Reactive Ion Etch (RIE) Si <sub>3</sub> N <sub>4</sub> , (b) Deposit SiO <sub>2</sub> /poly, (c) RIE poly/SiO <sub>2</sub> , (d) Grow SiO <sub>2</sub> , (e) Implant, deposit, SiO <sub>2</sub> , (f) RIE SiO <sub>2</sub> , (g) Deposit metal, (h) Etch metal, (i) Deposit SiO <sub>2</sub> , (j) Chemical Mechanical Polishing. ....	18
Fig. 3.1: Processor core (vs) Simulation time in minutes of a CMOS inverter in Genius [120].....	23
Fig. 3.2: Device modeling and mesh generation during Genius simulation. ....	23
Fig. 3.3: (a) Layout of inverter, (b) corresponding 3D inverter. ....	24
Fig. 3.4: Radiation tracks due to incident particles. ....	25
Fig. 3.5: 3D schematic view of calibrated NWFET structure at 30 nm node. ....	27
Fig. 3.6: Calibration with an experimental nanowire FET [48] at 30 nm. ....	27
Fig. 3.7: 3D schematic view of calibrated NWFET structure at 10 nm node. ....	29
Fig. 3.8: Calibration with an experimental nanowire FET [49] at 10 nm. ....	30
Fig. 3.9: TID command flow chart [126]. ....	32
Fig. 3.10: TID simulation flow chart [126]. ....	33
Fig. 3.11: Modeling flow (steps and tools) [130]. ....	34
Fig. 4.1: (a) 3D view of a circular gate SOI MOSFET, (b) 3D-CSGT, (c) 2D-CSGT with doping profiles.....	35
Fig. 4.2: (a) 3D view of a circular double gate SOI MOSFET, (b) 2D-CSGT with doping profiles....	36
Fig. 4.3: Fabrication process of the CDGT SOI MOSFET. (a) Bulk silicon wafer is thermally oxidized, (b) Lithography and patterning the bottom gate cavities, (c) bottom metal gate deposition and	

patterning, (d) deposition of active silicon and patterning, (e) top gate oxidation, metal gate deposition, patterning, and doping, (f) metallization.....	37
Fig. 4.4: (a) $I_{DS}$ - $V_{GS}$ of the CSGT and the CDGT for both NMOS and PMOS devices with L and $V_{TH}$ values shown inset, (b) $I_{DS}$ - $V_{DS}$ of the CSGT and the CDGT devices.....	39
Fig. 4.5: 3D view of CDGT SOI MOSFET with Source/Drain (a) raised top, (b) raised bottom, (c) raised top and bottom ('both') structures.....	40
Fig. 4.6: 2D cut view of raised top, raised bottom, and raised 'both' CDGT SOI MOSFETs.....	40
Fig. 4.7: (a) Surface Potential, (b) Electric field along the channel for various raised structures.....	41
Fig. 4.8: Effective mobility (vs) $V_{GS}$ for different raised CDGT structures.....	42
Fig. 4.9: Conduction band energy in the lateral direction for various doping concentrations. ....	44
Fig. 4.10: Variation of (a) SS, and (b) $I_{ON}/I_{OFF}$ and DIBL versus various doping concentrations.....	45
Fig. 4.11: (a) 3-D design view of Circular SOI MOSFET, (b) & (c) CSGT and CDGT after removing passivation oxide layer respectively, (d) proposed layout of Circular MOSFET. ....	46
Fig. 4.12: $I_{DS}$ - $V_{GS}$ characteristics of both CSGT and CDGT SOI MOSFETs for HP applications....	48
Fig. 4.13: $I_{DS}$ - $V_{GS}$ characteristics of both CSGT and CDGT SOI MOSFETs for LP applications. ....	48
Fig. 5.1: (a) 3-D schematic view of CDGT, (b) Symbol of Circular MOSFET, (c) 3D - CDGT, (d) 2D - CDGT.....	50
Fig. 5.2: (a), (b) $I_{DS}$ - $V_{GS}$ of CDGT with $R1=10$ nm & 20 nm for both NMOS&PMOS devices. (c), (d) $I_{DS}$ - $V_{DS}$ of CDGT with $R1=10$ nm & 20 nm for both NMOS&PMOS devices & corresponding $V_{TH}$ values given inset.....	52
Fig. 5.3: 2D – CDGT with underlap.....	53
Fig. 5.4: Conduction energy band profiles along the lateral direction for different CDGT devices....	55
Fig. 5.5: (a), (b) $g_m$ & TGF of CDGT with $R1=10$ nm, 20 nm, & UL2nm for both NMOS&PMOS devices, corresponding $V_{TH}$ values shown inset.....	56
Fig. 5.6: (a), (b) $g_d$ & $V_{EA}$ of CDGT with $R1=10$ nm, 20 nm, & UL2nm for both NMOS & PMOS devices, corresponding $V_{TH}$ values shown inset.....	57
Fig. 5.7: Percentage improvement in performance (%) using high-k dielectric on various device metrics.....	59
Fig. 5.8: $I_{DS}$ - $V_{GS}$ characteristics for the 10 nm gate length with different inner radiiuses $R1 = 10$ nm, 13.5 nm, and 17 nm, on both linear (right) and logarithmic (left) scales, at high $V_{DS} = 0.75$ V....	62
Fig. 5.9: Comparison of ON current and $I_{ON}/I_{OFF}$ ratios at 10 nm node.....	63
Fig. 5.10: $I_{DS}$ - $V_{GS}$ characteristics for the 10 nm gate length with different inner radiiuses $R1 = 7$ nm, 9.5 nm, and 11.9 nm, on both linear (right) and logarithmic (left) scales, at high $V_{DS} = 0.7$ V....	64
Fig. 5.11: Comparison of ON current and $I_{ON}/I_{OFF}$ ratios at 7 nm node.....	64
Fig. 5.12: $I_{DS}$ - $V_{GS}$ characteristics for the 10 nm gate length with different inner radiiuses $R1 = 5$ nm, 6.5 nm, and 8.75 nm, on both logarithmic (left) and linear (right) scales, at high $V_{DS} = 0.65$ V...	66

Fig. 5.13: Comparison of ON current and $I_{ON}/I_{OFF}$ ratios at 5 nm node.....	66
Fig. 5.14: Electrical behavior of CDGT for various gate lengths, (a) ON current (b) Switching ratio and $V_{TH}$ of proposed CDGT devices.....	68
Fig. 5.15: Electrical behavior of CDGT with Tsi variations, (a) $I_{DS}$ - $V_{GS}$ (b) ON current and $V_{TH}$ (c) SS of proposed CDGT devices.....	70
Fig. 5.16: (a) 3-D design view of Circular Nanosheet FET, (b) C-NSFET after removing passivation layer, (c) layout of C-NSFET, (d) 2D cut view of C-NSFET across the AA' cutline with doping profiles.....	73
Fig. 5.17: Fabrication process of proposed C-NSFET in 2D view, (a) Thermal oxidation of bulk silicon, (b) lithography & RIE bottom gate cavities, (c) Deposition of bottom metal gate& RIE, (d) Active Silicon island deposition &patterning, (e) Oxidation of the top gate, metal gate deposition and doping (f) Silicidation, deposit metal and RIE etch.....	74
Fig. 5.18: (a) $I_{DS}$ - $V_{GS}$ of C-NSFETs for both N-type & P-type devices for $L_G=10$ nm, corresponding $V_{TH}$ values given in legend, (b) $I_{DS}$ - $V_{DS}$ of C-NSFETs for both NMOS & PMOS devices.....	75
Fig. 5.19: 3-D schematic view of stacked Circular Nanosheet FET, (a) 2-sheet (b) 3-sheet, (c) 4-sheet C-NSFETs.....	77
Fig. 5.20: (a) $I_{DS}$ - $V_{GS}$ of stacked C-NSFETs, (b) $I_{DS}$ - $V_{DS}$ of stacked C-NSFETs ON current comparison of different stacked C-NSFETs for both NMOS &PMOS devices .....	78
Fig. 5.21: (a) ON current comparison of different stacked C-NSFETs, (b) OFF current comparison of different stacked C-NSFETs for both NMOS & PMOS devices .....	79
Fig. 6.1: Schematic view of a two-stage inverter.....	83
Fig. 6.2: Delay characteristics of different circular MOSFETs.....	84
Fig. 6.3: (a) & (b) CSGT and CDGT inverters respectively, (c) corresponding layout.....	85
Fig. 6.4: DC characteristics of CSGT and CDGT CMOS inverters, (a) HP, (b) LP applications.....	86
Fig. 6.5: Butterfly curves and SNMs of CSGT and CDGT CMOS inverters, (a) HP, (b) LP applications .....	87
Fig. 6.6: Transient responses ( $V_{OUT}$ (t)) of CSGT and CDGT CMOS inverters, (a) HP, (b) LP applications .....	88
Fig. 6.7: Transient response of currents ( $I_p$ (t) and $I_n$ (t)) in CSGT and CDGT CMOS inverters, (a) HP, (b) LP applications .....	89
Fig. 6.8: An illustration of a MOS structure's energy band diagram, highlighting the primary physical mechanisms underpinning the radiation response [106]. .....	92
Fig. 6.9: Radiation effect classification.....	95
Fig. 6.10: Effect of radiation dose on device characteristics of CSGT and CDGT, (a) HP, (b) LP applications (NMOS devices). .....	97
Fig. 6.11: Charge density distributions under the TID effect with different doses.....	98

Fig. 6.12: 3D-view of CDGT CMOS inverter with particle strike on the drain of an NMOS device for SEE simulation a) low-energy particle (top) b) high-energy particle (bottom). .....	100
Fig. 6.13: Transient responses of CSGT and CDGT CMOS inverters with SEEs, a) transient response due to incident of low-energy particle, b) transient response due to incident of high-energy particle, c) SET pulses, d) drain current transients due to both low and high LETs.....	102

# List of Tables

Table 4.1: Geometrical details of CSGT and CDGT devices used in the simulation. ....	38
Table 4.2: Performance Comparison of CSGT & CDGT SOI MOSFETs.....	39
Table 4.3: Important simulated numerical values for 30 nm gate length CDGT SOI MOSFETs with normal and raised S/D structures (raised top, raised bottom and both raised). ....	43
Table 4.4: Performance Comparison of Raised both CDGT SOI MOSFET with various Doping Concentrations.....	45
Table 4.5: FoM comparison of both CSGT and CDGT SOI MOSFETs for LP and HP applications..	49
Table 5.1: Performance analysis of CDGT with R1=10 nm & R1=20 nm. ....	53
Table 5.2: Performance analysis of R20nmSiO <sub>2</sub> with different underlap lengths for HP applications. ....	54
Table 5.3: Performance analysis of R20nmSiO <sub>2</sub> with different underlap lengths LP applications....	54
Table 5.4: Overall Performance analysis of different CDGT architectures for HP applications. ....	58
Table 5.5: Overall Performance analysis of different CDGT architectures for LP applications.....	58
Table 5.6: A comparison of the proposed CDGT's performance with advanced novel devices. ....	60
Table 5.7: Performance comparison of CDGT device with existing novel devices at different doping concentrations. ....	61
Table 5.8: Electrical characteristics comparison of CDGT with different inner radiiuses at 10 nm node.....	63
Table 5.9: Electrical comparison of CDGT with different inner radiiuses at 7 nm node.....	65
Table 5.10: Electrical characteristics comparison of CDGT with different inner radiiuses at 5 nm node.....	67
Table 5.11: Performance comparison of proposed CDGT with different gate lengths. ....	69
Table 5.12: A comparative analysis of proposed CDGT for various thicknesses (T <sub>Si</sub> ). ....	71
Table 5.13: Geometrical details of C-NSFETs devices used in the simulation. ....	73
Table 5.14: Performance analysis of proposed C-NSFET with existing novel structures. ....	76
Table 5.15: Geometrical parameters for 10-nm node SC-NSFETs.....	77
Table 5.16: Performance analysis of SC-NSFETs. ....	80
Table 6.1: Noise margin of CSGT and CDGT CMOS inverters for HP and LP applications. ....	87
Table 6.2: Impact of TID effects on device threshold voltage and leakage currents. ....	99

# Nomenclature

2D	Two-Dimensional
3D	Three-Dimensional
BOX	Buried Oxide
CDGT	Circular Double Gate Transistor
CE	Corner Effects
CGT	Circular Gate Transistor
CMOS	Complementary Metal Oxide Semiconductor
C-NSFETs	Circular Nanosheet FETs
CSGT	Circular Single Gate Transistor
DIBL	Drain Induced Barrier Lowering
DG	Double Gate
EOT	Equivalent Oxide Thickness
FoM	Figures of Merit
GAA	Gate-All-Around
GDSII	Geometric Data Stream for Information Interchange
GDML	Geometry Description Markup Language
$g_d$	Output Conductance
$g_m$	Transconductance
GSeat	Genius Single Event Analysis Tool
GUI	Graphical User Interface
HCEs	Hot Carrier Effects
HfO <sub>2</sub>	Hafnium Oxide
HP	High-Performance
IC	Integrated Circuit
IGFET	Insulated-Gate Field-Effect Transistor
$I_{OFF}$	OFF/Leakage Current
$I_{ON}$	ON/Drive Current
IRDS	International Roadmap for Devices and Systems
ITRS	International Technology Roadmap for Semiconductors
JL	Junctionless
L or $L_G$	Channel/Gate Length
LET	Linear Energy Transfer
LP	Low power
MOSFETs	Metal Oxide Semiconductor Field Effect Transistors

MuGFET	Multiple-Gate Field-Effect Transistors
NM <sub>H</sub>	Noise Margin High
NM <sub>L</sub>	Noise Margin Low
NSFETs	Nanosheet Field-Effect Transistors
NTRS	National Technology Roadmap for Semiconductors
NW	Nanowire
PEF	Perpendicular Electric Field
RGTs	Rectangular-Gate Transistors
RIE	Reactive Ion Etching
SCEs	Short Channel Effects
SC-NSFETs	Stacked Circular NSFETs
SEEs	Single Event Effects
SET	Single Event Transient
SNM	Static Noise Margin
SOI	Silicon-On-Insulator
SS	Subthreshold Slope
TCAD	Technology Computer Aided Design
T <sub>d</sub>	Propagation Delay/ Delay Time
TGF	Transconductance Generation Factor
T <sub>f</sub>	Falling Edge Time Constant
TID	Total Ionizing Dose
T <sub>ox</sub>	Gate Oxide
T <sub>r</sub>	The Rising Edge Time Constant
V <sub>EA</sub>	Early Voltage
VeSFET	Vertical Slit Field Effect Transistors
VeSTICs	Vertical Slit Transistor-based ICs
VLSI	Very Large-Scale Integration
V <sub>TH</sub>	Threshold Voltage
W <sub>EFF</sub>	Effective Width

# Chapter-1

## 1. Introduction

### 1.1. History

The Semiconductor industry has expanded significantly in recent decades, owing to the micro/nano electronics revolution. Metal Oxide Semiconductor Field Effect Transistors (MOSFETs) have been a major element in the semiconductor industry due to their higher package density, low power dissipation, and superior performance for industrial and commercial applications. Complex circuits that have billions of transistors functioning as switches are now integrated on a single chip. This progress in the semiconductor industry has led to the invention of novel electronic circuits and advanced processors for a variety of applications [1].

The concept of semiconductor devices being embedded in a thin silicon film that is supported mechanically by an insulating substrate has been around for decades. Historically, the first transistor was found in the patent of Lilienfeld dating 1926 and named it as Insulated-Gate Field-Effect Transistor (IGFET). The active section of this device is made of a thin semiconductor film placed on top of an insulator. Thus, the silicon-on-insulator (SOI) device can be said to as the first MOSFET. Unfortunately, the technology at that time was incapable of creating the device. Lilienfeld IGFET technology was forgotten and totally ignored & overshadowed for a period by the introduction of the bipolar transistor in 1947 and its major success. A few years later, advancements in technology led to the production of high-quality Gate Oxides (Tox). In 1960, Kahng and Atalla created the first operational MOSFET based on Lilienfield's IGFET. MOSFET technology became more essential as monolithic integrated circuits improved, and Complementary Metal Oxide Semiconductor (CMOS) technology is still the leading technology in the nanotechnology industry.

Over the last 60 years, specialists have put a lot of attention into research and development since the introduction of the first electronic integrated circuit (IC) built by Jack St. Claire Kilby at Texas Instruments in 1958. For his efforts, he received the Nobel Prize in

Physics in the year 2000. Following the development of the first planar IC, the Gordon Moore proposed the Moore's law in 1965, which is still in use today. Moore revised his prediction in 1975, that the numbers of transistors should double every two years. Moore's law projected that the number of transistors per integrated circuit will increase exponentially with CMOS technology, resulting in increased density, speed, and power improvement [2] [3].




Fig. 1.1: Moore's Law and More [4].




Fig. 1.2: The New Ecosystem of the Electronics Industry [5].

The Semiconductor Industry Association issued the "National Technology Roadmap for Semiconductors (NTRS)" in 1992, which presented a 15-year forecast on important semiconductor industry trends. The roadmap was a useful reference guide for semiconductor production companies, with expectations on materials and software projections, and provides clear goals for researchers in the coming years. The NTRS was upgraded in 1994 and 1997 with alternative solutions and possible requirements. To take advantage of contributions from across the world, the NTRS was modified in 1998 to "International Technology Roadmap for Semiconductors (ITRS)". Since 1998, ITRS has published or revised roadmaps annually till 2015.

As illustrated in Fig. 1.1, the ITRS issued the first white paper in 2005, in which the keywords "More than Moore" and "More Moore" [4] were introduced for the first time. This announcement promised the invention of the iPhone and iPad in later years. Therefore, the ITRS agreed to restructure in December 2012, during its annual meeting in Taiwan, to address the rebuilt ecosystem of the microelectronics sector. In May 2016, the transition and growth of the roadmap from the ITRS to the International Roadmap for Devices and Systems (IRDS) resulted in significant attention to systems [5]. As shown in the Fig. 1.2, priority has been given to architectures and applications that vary from the conventional model of device → circuit → logic gate → functional block → system. All of these efforts have resulted in the evolution of MOSFET dimensions from millimeter to nanometer scale, i.e., a change of six orders of magnitude in roughly 60 years, or almost one order of magnitude of MOSFET dimension decrease every decade.

## 1.2. Developments of MOS Technologies

In general, the primary goals of research & development were to shrink the dimensions and improve the electrical performance of MOSFETs and hence improve their ICs performance [6]. The scaling down of the size of transistors has followed Moore's law, and due to shrinking of the device, the electronic industry has benefited significantly over the last 4 to 5 decades in terms of increasing data throughput per chip. Long channel MOSFETs virtually has ideal characteristics, but as device geometries shrink, they deviate significantly from ideal characteristics. When the device's channel length is limited to depletion widths of source and drains junctions, several Short Channel Effects (SCEs) [7], including Drain Induced Barrier Lowering (DIBL), Threshold voltage ( $V_{TH}$ ) roll-off, mobility reduction, and bulk punch

through, degrade the device performance [8]. To overcome the SCEs while maintaining device length as short as possible, for many years, research & development in micro/nano electronics has been divided into three broad groups.

- i) New manufacturing techniques to implement MOSFETs (nanoimprint photolithography [9], plasma deposition [10], lightly doped drain [11], elevated or raised source/drain [12] etc.),
- ii) New materials (High-k material [13], metal gate [14], Germanium [15], SOI [16], Silicon-on-Sapphire [17], Silicon-Germanium [18], Ferroelectric materials [19], etc.), and
- iii) Advanced innovative architectures (Double gate (DG) MOSFET [20], Ultra-thin body [21], FinFET [22], Multiple-Gate Field-Effect Transistors (MuGFET) [23], Gate-All-Around (GAA) or Nanowire (NW) [24][25], Junctionless (JL) [26], Tunnel FET [27], and Nanosheet [28], VeSFET [29] [30] etc.).

The developments in the manufacturing process and the use of new materials gave the freedom to the researchers to scale down the transistors up to the 100 nm technology node while keeping SCEs under control. Traditional planar MOSFETs, on the other hand, suffer greatly from SCEs at technology nodes less than 50 nm and beyond [31]. Thus, to overcome SCEs, advanced novel structures are being used with multiple gates.

To expand CMOS technology beyond sub 45 nm, SOI MOSFETs are a potential candidate to replace traditional planar MOSFETs [32]. However, SOI MOSFETs are not immune to SCEs when further scaled down to sub 30 nm technology nodes [33]. Due to their enhanced performance and superior electrostatic gate control over the conduction channel, DG MOSFETs [34] are an alternative design for replacing planar MOSFETs in sub 20 nm technology nodes. Because of misalignment and the complex manufacturing process, a new structure known as FinFET has emerged as a suitable device in High-Performance (HP) applications. FinFETs, on the other hand, have several difficulties in designing, functionality, layout, and cost for subsequent scaling [35] [36]. However, in order to maintain SCE control, the fin thickness and gate length must be scaled, which can lead to  $V_{TH}$  variation [37]. Because of their enhanced short-channel control and high current density, GAA/NW MOSFETs are expected to provide even further device scalability [38]. Meanwhile, as compared to the standard GAA structure, Nanosheet field-effect transistors (NSFETs) display improved performance, higher drive currents, and better process efficiency due to the stacking process. As a result, the NSFET is gaining popularity as the most promising candidate for

future devices [39]. The Vertical Slit Field Effect Transistors (VeSFET) is another intriguing novel device that has been suggested in the literature to replace the conventional MOSFET [40]. It is an unconventional device with a non-standard layout that offers low power (LP) consumption and high package density for analog and digital applications [41].




Fig. 1.3: (a) Rectangular MOSFET layout (b) Circular MOSFET layout, (c) Structure of Circular MOSFET.

Apart from these various non-planar devices (novel advanced innovative architectures), reduction in leakage currents & SCEs can also be achieved from non-standard enclosed geometries (circular, hexagonal, octagonal, and ellipsoidal, etc.) [42]. These are developed based on the layout of the device. These non-standard layout devices can improve electrical performance, reducing the longitudinal corner effects, and boosting tolerance towards ionizing radiation. The circular/ring/annular gate MOSFET is one of the most popular non-standard layouts. Fig. 1.3 depicts traditional rectangular MOSFET and circular edgeless MOSFET. It has a circular gate layout, which provides higher immunity to SCEs than traditional planar MOSFETs, owing to the absence of side interface areas, which cause trap-induced leakages. Three Dimensional (3D) view of the Circular gate MOSFET is shown in Fig. 1(c). The structural difference between circular gate MOSFET with other existing technologies is discussed in Chapter 2.

This thesis investigates the enclosed circular layout transistor based on both structural and material variations. Further, it analyzes the behaviour of circuit level performance and also radiation effects.

### 1.3. Motivation

Naturally, the developments of advanced CMOS (novel advanced innovative architectures) have led to a desire to utilize the technology in a range of applications, including military, aerospace, and terrestrial [43]. One of the most typical issues that ICs encounter in the space environment is the TID effect, which is the accumulation of the ionizing dose over time. The influence of total ionizing dose (TID) on device performance is a major problem for space-based applications, as it can affect crucial device operating parameters such as shift in  $V_{TH}$ , off-state leakage, mobility, subthreshold slope (SS), and transconductance ( $g_m$ ) [44]. One more major issue is corner effects (CE), which is prominent in MuGFETs with three or more gates. The gate voltage in MuGFETs causes the CE to increase the resultant electric field in the areas close to the vertices of the junctions of two different gate regions. This effect lowers the  $V_{TH}$  of multigate FETs in these gate regions and consequently, it reduces the electrostatic controllability of the gate of the transistor (undesired effect). Because of these reliability issues like TID and CE effects in non-planar multigate devices, we need to innovate new fabrication processes, techniques, devices, and materials that can mitigate the degradation of ionizing radiation (protons, heavy ions, and electromagnetic waves) in semiconductor device parameters and avoid potential electrical failures [45]. These effects can be eliminated/minimized using enclosed layout transistors. One such layout is the non-standard enclosed circular geometry (circular gate transistor (CGT)), which has the added advantage of an increase in the effective width of a transistor for a given silicon area [46]. CGTs are capable of improving the Longitudinal electric field along a channel that reduces the CE and enhances radiation hardening [47]. Therefore, with these advantages, the circular layout has been used with the multiple gates concept to create ICs at lower technology nodes and investigate their radiation hardness analysis.

### 1.4. Problem Statement

The primary goal of this thesis is to perform a detailed simulation-based analysis of circular double gate transistors (CDGT) SOI MOSFETs for LP and HP applications to mitigate the SCEs, as well as their radiation-hardness analysis. Also, the impact of various device-level variations such as raised topologies, Junctionless mode, and high-k materials on CDTG device behavior. Further the design of stacked nanosheet MOSFETs in a circular geometry for building high-current-rate integrated circuits.

## 1.5. Research Objectives

To mitigate the SCEs along with CE and TID effects and implement radiation tolerance circuits for space and military applications, we have considered several objectives, which are mentioned below during the period of research.

1. Implementation of CSGT and CDGT SOI MOSFET devices and analyze the DC performance with several device level variations such as raised source/drain topologies, Junctionless mode analysis at 30 nm technology node.
2. Implementation of CDGT SOI MOSFET with under lap and high-k dielectric material concepts and analyze the Analog/RF performance.
3. Benchmarking, optimization, and scaling of CDGT SOI MOSFET at sub 10 nm technology nodes.
4. Design and analysis of circular nanosheet MOSFETs and stacking of circular nanosheet MOSFETs.
5. Design and analysis of inverter to analyze the circuit level performance of circular MOSFETs.
6. Analysis of radiation effects (TID effects on device performance and SEEs on circuit performance) of different circular MOSFETs.

## 1.6. Thesis Organization

The thesis presents circular single and double gate MOSFETs device design and radiation hardened analysis for use in aerospace and military applications. The thesis is organized into seven chapters. The following section gives the summary of the chapters.

**Chapter 1** presents an introduction to the work, motivation, reasons for choosing the problem and contributions of the thesis.

**Chapter 2** This chapter deals with a detailed literature review of circular layout transistors with a notable amount of most recent literature. It covers the history of circular layout transistors, as well as their evolution in the semiconductor industry. It also discusses several viable solutions for SCEs. Finally, this chapter concludes with a discussion of research gaps in the available literature.

**Chapter 3** In this chapter, A well-calibrated TCAD setup with various simulated physical models is established to implement the circular layout transistors are discussed. To validate

the models used for the device simulation studies at different technology nodes, device structures identical to the reported experimental devices [48] & [49] were created, and matching their V-I characteristics. Further, detailed information about relevant physics models is provided for carrier generation, carrier recombination, band-to-band tunneling, and velocity saturation along with density gradient for quantum corrections. This chapter also contains details of simulation setup requirements for TID effects on device performance as well as SEE (Single event effects) on circuit transient simulations.

**Chapter 4** This chapter describes the detailed implementation of SOI circular layout transistors such as circular single gate transistors (CSGT) and CDGT MOSFETs at 30 nm technology node. Analyzes the performance of these devices in terms of the device-level figures of merit (FoM) such as device ON current ( $I_{ON}$ ), leakage current ( $I_{OFF}$ ),  $I_{ON}/I_{OFF}$  current ratio, SS, and DIBL. It also contains device level variations like raised source/drain topologies and JL behavior on CDGT devices. This study provides the need of use of multiple gates concept in circular geometry (CDGT devices) to improve the device electrical performance. Finally, this chapter ends with the performance analysis of CSGT and CDGT devices at 10 nm technology node.

**Chapter 5** This chapter mainly discusses the CDGT device at the 10 nm node with the impact of its device-level & material variations such as underlap concept, and high-k dielectric materials on device performance. Furthermore, the CDGT device is benchmarked against advanced novel structures and CDGT's device optimization and scaling are discussed. Finally, this chapter concludes with a discussion of the novel implementation of a stacked nanosheet MOSFET in circular geometry. This study of stacked circular nanosheet MOSFET gives the guidelines for building high-current-rate integrated circuits, such as current drivers and power stages.

**Chapter 6** This chapter discusses a detailed circuit analysis of various circular layout transistors by analyzing the CMOS inverter. Further, the radiation effects such as TID effects on device performance of both CSGT and CDGT devices, as well as SEEs on their circuit performance are analyzed. Because of its high radiation tolerance, this study can provide guidelines to researchers to use circular layout transistors in radiation environments such as military and aerospace applications.

**Chapter 7** This chapter summarizes the overall work done in this thesis and proposes some potential future work trends to take this research to the next level.

# Chapter-2

## 2. Literature Survey

CMOS devices have been progressively scaled down, together with breakthroughs in CMOS processing technology, resulting in advancements in Very Large Scale Integration (VLSI) design methodologies. By using advanced CMOS VLSI technology and high density novel architectures, high performance computer system chips are integrated with proper functionality at a low cost. Due to the downsizing of CMOS devices, the related power consumption has been reduced. However, the issues associated with MOSFET scaling, such as SCEs, are becoming more prevalent. As discussed in Chapter 1, several solutions were deployed to address the SCEs due to scaling.

### 2.1. Review on Possible Solutions

SOI MOSFETs are one of the first alternative solutions to replace conventional rectangular MOSFETs to further expand CMOS technology by controlling SCEs. SOI technology has major advantages over planar MOS technology [50][32]. These benefits include low leakage current, faster switching speed, reduced subthreshold swing, better isolation, decreased latch-up, and improved short channel immunity [51]. However, SOI MOSFETs are not immune to short channel effects when further scaled down [33]. Several issues need to be solved to produce high performance SOI devices. Oxide leakage and high series resistance are two of the most significant problems [52].

The SOI MOSFET performance is limited due to the source and drain contact resistances in the sub 32 nm regime. This is because while contact resistance increases with the scaling of the contact area, the on-state resistance of a MOSFET decreases with the scaling of the transistor. One common method for reducing the series resistance component is by raised S/D engineering [53]. Raised S/D structures have shown promise in mitigating the parasitic resistances associated with the source and drain, improving ON current, reducing the lateral electric field, controlling hot carrier effects, and improving device performance [12].

Modifying the doping concentration and obtaining high quality junctions is difficult in thin SOI layers when the device is scaled down to sub 30 nm nodes [54]. Hence, the JL

concept, which is a better doping choice for short channel devices. The JL concept has gained much attention in recent years, using high and uniform doping in the channel and S/D regions. This has several benefits over traditional planar MOSFETs, such as enhanced performance against SCEs, high scalability, a low thermal budget, and a simplified fabrication process [55] [56]. Such gains are only achieved because of the high current drive with no barrier in JL devices.

One of the methods to reduce SCEs and leakage currents is the use of gate source/drain underlap concept. Because of the underlap concept, the series resistance will increase, resulting in a reduction in total device current (both  $I_{ON}$  &  $I_{OFF}$ ). It offers an optimum  $I_{ON}/I_{OFF}$  ratio [57][58]. It offers desirable characteristics like greater break-down voltage, decreased electric field at the drain and source regions, smaller gate leakage current, and so on, making it better suited for limiting the influence of drain potential on source barrier (DIBL effect) and reducing hot carrier effect.

The biggest advancement in transistor technology since the invention of polysilicon-gate MOS transistors has been the using of high-k and metal materials. The various High-k gate dielectric materials such as ( $Al_2O_3$ ,  $La_2O_3$ ,  $HfO_2$ , etc.) have attracted the interest of many researchers over the last two decades due to their significant potential for maintaining further downscaling in Equivalent Oxide Thickness (EOT) with a physically thicker film and a lower gate leakage current [13]. All these approaches are related to the process variations (raised source/drain, Underlap, JL), and new materials (SOI, high – k). Along with these solutions, to reduce SCEs, advanced novel devices are proposed with multiple gates.

### **2.1.1. Review on Advanced Structures**

In recent years, the microelectronics sector has made huge investments in revolutionary technologies aimed at the production of devices with exceedingly small dimensions [59]. The lack of gate control over the channel in very short channel devices (owing to the closeness of the source and drain regions) makes the usage of traditional MOSFETs in ultra-scaled transistors difficult. As a result, alternative technologies like multigate architectures are explored and reported in the literature [60].

The continuous scaling of planar MOSFETs to sub 30 nm ranges drastically degrades device performance, resulting in increased leakage currents & off-state power, both of which

are critical design criteria for next-generation CMOS [61]. The mitigation of off-state leakage current and SCEs in the conventional planar transistor becomes complicated technological challenge as the MOSFET channel length is shortened. The SCEs including SS deterioration,  $V_{TH}$  roll-off, and high DIBL restricts the device performance for smaller channel lengths. Various advanced MOSFET designs [62][63][64][65] and better quality channel materials are now in demand [18] [22] to overcome the scaling limits. In recent years, modern architectures such as multigate devices like DG [20], FinFET [66], GAA FETs [67] [68], and NSFETs [69][70] have gained popularity, which lowers drain-to-source leakage currents [71] and improves device performance with some fabrication complexity.

DG MOSFETs is an alternate structure for replacing planar MOSFETs in sub 30 nm technology nodes, due to their high performance and enhanced electrostatic gate control over the conduction channel as shown in Fig. 2.1. It also exhibits reduced SCEs and provides an improved drive current because, in DG MOSFETs, two gates control the channel [72].




Fig. 2.1: Structure of Double gate MOSFET [72].

FinFETs have effectively enabled continuous technological scaling from conventional devices by increasing additional gate controllability over the channel at lower technology nodes, leading to an enhanced performance at lower supply voltages [66]. Due to complex fabrication and alignment in DG MOSFETs, this new structure such as FinFET is developed to lower SCEs with better gate controllability on three sides by three gates as shown in Fig. 2.2. FinFET technology has many advantages over bulk CMOS, including high drive current for a given similar footprint, resulting in high speed, low leakage, low power consumption, no random dopant fluctuations, resulting in better mobility and transistor scaling beyond 20 nm.




Fig. 2.2: Structure of FinFET.




Fig. 2.3: Structure of NWFET.

FinFETs, on the other hand, have several difficulties in designing, functionality, layout, and cost for subsequent scaling [35][36]. However, in order to limit SCEs, the fin thickness and gate length must be scaled, which can lead to high  $V_{TH}$  variation [37]. Because of their enhanced short-channel control with the surrounding gate as shown in Fig. 2.3, and high current density, GAA/ NWFETs are expected to provide even further device scalability [38][73][74]. Modern device topologies have progressed from planar to multigate and finally to the ultimate GAA to improve electrostatic gate control and reduce SCE [75]. Even with an improved channel structure, the standard lateral NW device's cell width is severely constrained by the source/drain contact size, spacer thickness, and gate length [76]. Vertical nanowire FETs have a lower layout footprint than lateral nanowire FETs and can have a more flexible gate length, contact size, and spacer width [77]. As a result, the Vertical nanowire FET was conceived and developed to increase scalability by manufacturing the channel in the

vertical direction, with the source and drain on the bottom and top of the gate [78]. These NWFETs have been used in a variety of applications, namely biosensors, non-volatile memories, solar cells, pressure sensors [79]. Meanwhile, as compared to the standard GAA structure, GAA-NSFETs display improved performance, higher drive currents, and better process efficiency due to the stacking process. As a result, the NSFET is gaining popularity as the most promising candidate for future devices [39][80].

NSFETs have recently been proposed as a way to continue scaling as shown in Fig. 2.4 [81]. In NSFETs, the width of the silicon film (NS width) is not restricted by fin quantization & fin pitch, allowing for greater flexibility in producing sufficient effective width ( $W_{EFF}$ ). However, the larger cross section influences drive current, parasitic components, and electrostatics all at the same time. As a result, it is critical to evaluate device design alternatives for NSFETs. Meanwhile, horizontally- stacked NSFETs have been presented with significant promise to replace fin structure by achieving improved electrostatics and higher drive currents with large  $W_{EFF}$  within the same footprint [28].




Fig. 2.4: Structure of NSFET.

The issues with CMOS scaling can be effectively resolved by the multigate devices which are discussed above. These devices are capable of much more than just better electrostatic control if the gates are managed independently [82]. In addition to increasing the functionality of a single device, independent gate control also offers opportunities for device circuit co-design, which may be an alternative to scaling in terms of increasing the functional density for a

given silicon area. VeSFET is a non-standard layout device as shown in Fig. 2.5, which symmetrically has two independent gates, will allow engineers to create innovative circuits and improve performance, particularly in the low power domain [83]. These devices offer very high  $I_{ON}/I_{OFF}$  ratios, low drain leakage currents, and nearly ideal subthreshold slope. With the help of twin independent gates in VeSFET structure both AND & OR operations are implemented using a single transistor, increasing logic density per area while consuming less power. VeSFETs are elementary components of Vertical Slit Transistor-based ICs (VeSTICs) [30]. Due to the special 3D geometry of VeSFETs, complementary pairs of devices can be produced on SOI substrates using the same techniques as in conventional CMOS process [41].




Fig. 2.5: Structure of VeSFET [30].

### 2.1.2. Review on Non-standard Devices

In addition to these solutions for overcoming SCEs, there is another category that semiconductor and ICs companies have yet to investigate, which is regarding the layout of the device. By changing the conventional rectangular gate layout to non-standard enclosed layouts [42] such as circular [46], diamond (hexagonal) [84], fish [85], elliptical [86], octagonal [87], etc. These non-rectangular (non-standard) gate layout designs for MOSFETs can improve electrical performance as well as ionizing radiation tolerance.

The major issue in rectangular layout MOSFETs (multiple gates) is the corner effect (CE). Let's consider a standard GAA MOSFET (rectangular-section) [88], the Perpendicular Electric Field (PEF) near the devices gate corners is high (due to two field components ( $\vec{\epsilon}_T = \vec{\epsilon}_2 + \vec{\epsilon}_1$ )), while PEF in the rest of the silicon channel is low (due to only single PEF ( $\vec{\epsilon}_1 = \vec{\epsilon}_2$ )) as shown in the Fig. 2.6. This high PEF is responsible for lowering the device  $V_{TH}$  at the corners of the device channel region and this effect is called CE. Due to this reduction in  $V_{TH}$ , leakage currents increase, this is an unwanted effect in 3D devices and tends to weaken electrostatic controllability. To reduce the CE, and extend the planar CMOS technology process, circular layout geometry is used. This revolutionary layout style for MOSFETs helps to enhance their electrical performance and ionizing radiation tolerance.




Fig. 2.6: The PEF vector components ( $\vec{\epsilon}_1$  and  $\vec{\epsilon}_2$ ) and their outcomes.

### 2.1.3. Review on Circular MOSFETs

CMOS technology scaling follows Moore's Law in terms of both decreasing feature size of the transistor and increasing data throughput per chip. However, the threshold voltage required to control leakage currents does not result in a proper scaling of the power supply. This results in significant increases in electric fields between channels and oxide layers of the MOSFET, and it finally leads to an impact on reliability [89]. The introduction of the lightly doped drain regions decreases the channel electric field and increases reliability, but it is ineffective for lower technologies. In radiation conditions, this is a major problem. To create radiation-hardened systems, enclosed CGTs have been designed. These CGTs do not have

edges (edgeless) that are known to create leakage paths in NMOS transistors. These CGTs are employed in Radiation hardened (Rad-hard) applications such as aerospace, military, and terrestrial because they perform more correctly and consistently in areas that may be exposed to radiations. The complexity of the unique Rad-hard technology, limited volume demand, and space efficiency are all reasons why this technology is not extensively employed.

De Lima and Gimenez [90] proposed the circular gate non-standard layout geometrical device to improve the short-channel immunity for high-frequency ICs. CGTs are commonly used in the design of integrated circuits. CGTs have been used in high-frequency amplifiers in common-source differential pairs to extend the amplifier bandwidth by minimizing stray capacitances associated with drain-substrate junctions [91]. CGTs have a greater breakdown voltage than traditional Rectangular Gate Transistors (RGTs) due to the absence of sharp contours on p/n junctions. As a result, they are attractive as building blocks for a wide range of high current-rate switching drivers, such as linear regulators and power transistors [92].




Fig. 2.7: CGT MOSFETs which is operating in a) Internal drain configuration, b) External drain configuration.

CGTs are asymmetric devices; they can be operated in both internal drain configuration and external drain configuration as shown in the Fig. 2.7. This is one more advantage of CGTs. Since the longitudinal electric field in the channel close to the drain area is greater than the longitudinal electric field in the channel close to the source area, the circular gate transistor with an inner silicon pad functioning as a drain has superior electrical characteristics [46]. Because of its enclosed asymmetrical layout topology, the CGTs enhance longitudinal electric field along the channel, mitigate CE effects, and finally improve radiation sensitivity. CGTs

are preferred in analog circuits, since they occupy a lower silicon area [93]. In Fig. 2.7,  $R_1$  and  $R_2$  are the internal and external radii of the channel, respectively, and  $R_3$  is the radius that defines the external edges of the device. Here, the channel length ( $L$  or  $L_G$ ) is equal to  $R_2 - R_1$ .

To further improve the layout packaging, an overlapping CGT architecture has been introduced with excellent thermal stability for aerospace applications as shown in the Fig. 2.8 [47]. As the gate overlaps between adjacent unit cells in overlapping CGT structures, the area of the drain and source junctions decreases, resulting in quicker transients. This new structure is also more efficient in terms of area than RGTs. Owing to its layout compactness, overlapping CGTs are an excellent alternative technology for building high-current-rate integrated circuits, such as current drivers and power stages, while reducing the die size and chip cost for future scalability [94].




Fig. 2.8:  $2 \times 2$  array of O-CGT [94].




Fig. 2.9: Alternative overlapping CGT structure [95].

The analytical modelling of a circular MOSFET with a larger channel length was introduced [95]. In this work, alternative overlapping CGT layout is proposed with rounded source edges to improve the FOM as compared to conventional overlapping CGTs and RGTs as shown in Fig. 2.9. Here, FOM defined as  $\eta = (W/L)/A$ , where  $W$  is defined as the effective width of the channel,  $L$  is defined as the length of the channel, and  $A$  is defined as the transistor layout area.




Fig. 2.10: Process setups (a) Lithography Reactive Ion Etch (RIE)  $\text{Si}_3\text{N}_4$ , (b) Deposit  $\text{SiO}_2/\text{poly}$ , (c) RIE poly/ $\text{SiO}_2$ , (d) Grow  $\text{SiO}_2$ , (e) Implant, deposit,  $\text{SiO}_2$ , (f) RIE  $\text{SiO}_2$ , (g) Deposit metal, (h) Etch metal, (i) Deposit  $\text{SiO}_2$ , (j) Chemical Mechanical Polishing.

Williams et al. [96], extended the same technique to a shorter channel length, naming the device as Ring FET at sub 45 nm technology node. The fabrication process of Ring FETs is compatible with the conventional planar rectangular gate transistor fabrication process as shown in the Fig. 2.10. Because the Ring FET channel is totally self-contained within the device, impact ionization is reduced, the hot-carrier effect is reduced, and drain-to-source leakage is removed, which improves the device's hot-carrier reliability [97]. The simulation findings demonstrate that using the internal silicon region as the drain reduces the influence of the drain fields on the source barrier as the Gate Length ( $L$  or  $L_G$ ) is scaled below 45 nm.

Kumar et al. [98], for the first time developed an analytical drain current model for nanoscale Ring FET design. While developing the model, major short-channel effects such as channel length modulation, drain-induced barrier lowering and velocity scattering, were

taken into account. Model results were compared with simulation results and found to be in good agreement. The suitability of CGT/ Ring FETs for digital and high-frequency applications, as well as the reliability issues, have been discussed and compared with planar MOSFETs [99]. Shobhana et al. [57], used lightly doped drain concept to further improve device performance. The addition of lightly doped drain regions reduces both OFF current (increased series resistance and reduced DIBL) and ON current (due to an increase in series resistance).

The 3D curvature effect caused by the circular layout of a practical SOI lateral power device often limits its breakdown properties [100]. A 3D variation of lateral doping approach is proposed in this work to reduce the electric field crowding of the SOI lateral double diffused metal oxide semiconductor with a circular layout. As a result, the layout's 3D curvature effect is completely eliminated, and the breakdown voltage is improved. Moreover, lateral double diffused metal oxide semiconductor with the innovative drift doping profile displays better ON-state performances, such as higher ON-state breakdown voltage, decreased specific on-resistance, larger saturation current, reduced quasi-saturation effect, enhanced  $g_m$ , and thus a large Baliga's figure of merits [101].

## 2.2. Review on Radiation Effects

Most electronic circuits nowadays are made up of MOSFETs and bipolar devices. Ionizing radiation can cause significant charge accumulation in insulators and oxides, which can lead to the degradation and failure of the device. The TID effect [102] is one of many radiation-induced defects. This effect, caused by long-term accumulated radiation damage, generally worsens the performance of CMOS ICs by altering the characteristics of MOSFET devices, specifically n-MOSFETs contained in the circuits. As a result, TID has an impact on long-term missions, satellite lifetimes, and any other electronic circuit used in a radiation environment [103].

SEE is a soft error that causes critical reliability concerns in a semiconductor circuit during dynamic operation. A soft error is more frequent in commercial terrestrial applications than hard error, which are more common in military and space electronics [104]. A soft error occurs when a radiation incident deposits sufficient charge in a logic circuit to invert a node voltage or flip the data state of a memory cell. Because the radiation does not severely affect

the circuit or device, this error is referred to as "soft," because it may be rectified by writing updated data [105].

The radiation effects (TID and SEE) have been investigated using on various device architectures such as planar, SOI, FinFET, NW, and NSFET [106][107][108][109]. The TID response of a bulk and SOI FinFETs were compared at 14 nm node [110][111]. The influence of SEEs was examined in NSFETs and FinFETs [105][112]. The TID effects with an in depth study of the device-level response of a bulk FinFET at 14 nm process node, as well as the impact of process parameters, transistor layout, device threshold voltage, and irradiation bias configuration is investigated [43][113]. The effect of radiation on FinFET and stacked NW, as well as the effect of SEE on static random-access memory cells, has been examined at 20 nm LG [114]. Radiation effects on 7-layer stacked GAA NSFET were also investigated [115]. All these reports are related to advanced novel structures and are unable to tolerate the radiation effects completely due to their non-enclosed geometry. From the limited data on circular layout transistors (CSGT/CDGT) and due to their advantage of enclosed circular design, these are capable of decreasing CE effects and are better suitable for radiation hardened applications [98][89]. Because radiation facilities are usually limited and experiment costs are expensive, 3D- TCAD (Technology Computer Aided Design) simulators have been frequently employed to give insight into physical mechanisms and the effects of ionizing radiation[116]. Thus, the Visual TCAD (Genius 3D by Cogenda) [117] simulator is utilized in this work.

### 2.3. Research Gaps

Based on the literature survey it is observed those CGTs are one of the promising devices to replace conventional planar transistors for lower nanometer technology nodes. Because of advantage of their enclosed layout design, these are well suited for operation in radiation environments. Hence, it is necessary to analyze the radiation effects such as TID effects on device performance and SEE effects on circuit performance. The following research gaps are addressed:

- Many reports are related to circular single gate transistors [46], [97], [98], [101]. To control the SCEs the concept of circular gate transistors with multiple gates is not reported.

- The impact of device level variations such as raised source/drain topologies and junctionless behaviour on circular MOSFETs has not been reported.
- The impact of device scaling, use of high-k dielectric materials and underlap concepts on device performance are not studied extensively.
- The implementation of stacked nanosheet MOSFETs with circular geometry to build high current integrated circuits has not been reported.
- Design and analysis of circular layout-based inverter cell and radiation effects on electrical performance is not reported.

## Chapter-3

### 3. TCAD Calibration and Simulation Setups

The significance of this study using Visual TCAD [117] semiconductor simulator tool is explained in this chapter. Here, two well calibrated TCAD simulation setups are established as part of the thesis for different technology nodes. These calibration setups are included with suitable physical models related to mobility, carrier recombination, and bandgap narrowing effects along with quantization effects. The validation of simulation setups is achieved by simulating equivalent devices' reported structures (30 nm node [48] & 10 nm node [49]) and also matching their V-I characteristics. Further, this chapter consists of complete details of various model parameters used in the different simulation frameworks. Finally, it concludes with simulation setups related to the radiation effects such as TID and SEE effects [118][119].

#### 3.1. Visual Technology Computer Aided Design: Visual TCAD

Cogenda's semiconductor simulation software consists of several sub tools. Some of the sub-tools used during this thesis work include Visual TCAD, Genius, Gds2Mesh, and VisualParticle.

Visual TCAD tool is a graphical user interface for carrying out device and circuit simulations. It is an electronic design automation tool that simulates the fabrication and operation of semiconductor devices. By incorporating several physical effects on device structures, the tool solves equations such as drift-diffusion, energy balance, and transport equations. It supports Two Dimensional (2D) and Three Dimensional (3D) device simulation, SPICE circuit simulation, and device/circuit mixed simulation. It consists of the following modules.

- Device structure drawing package for 2D devices.
- Circuit schematic capturing package for circuit simulations.
- Visualization package to examine the simulation output file generated by Genius.
- Spreadsheet package to view the data obtained from the simulation
- X-Y plotting package to plot the results obtained from the simulation.

## Genius Simulator

Cogenda software includes a 'Genius' parallel 3D device simulator. It delivers unprecedented capacity and performance by using state-of-the-art parallel computing technologies that have become very affordable. This is a commercial device TCAD simulator that is scaled beyond the 10-transistor limit. The parallel computation in Genius can reduce simulation time by approximately ten times. Genius can simulate large device architectures as well as small circuit blocks containing many devices at the same time. In the Fig. 3.1, as the number of cores increases the simulation time reduces, and the simulation time is reduced by approximately 90 % when 32 core processor is used [120].




Fig. 3.1: Processor core (vs) Simulation time in minutes of a CMOS inverter in Genius [120].




Fig. 3.2: Device modeling and mesh generation during Genius simulation.

Genius Simulator has many features which depend on device requirements & some other conditions. It includes a wide range of mobility models, Quantum model, Energy balance model, Impact ionization model, Lattice heating model, band-to-band tunnelling model, 3D TID model, device model generation from Geometric Database for Information Interchange (GDSII) mask layout etc. To extract the currents, it solves the Continuity and Poisson equations with one of the transport models (drift-diffusion model, Monte Carlo, etc.). Fig. 3.2 shows an example of a Genius parallel 3D device simulator. This diagram illustrates how devices are modelled (created) and meshes are generated during simulation.

## Gds2Mesh

Gds2Mesh sub tool is an application for creating 3D TCAD models. It uses predefined and programmable process rules to build the device model using the GDSII mask layout as input [119]. i.e., it constructs 3D device models from planar mask layouts, according to a set of process rules and process parameters, by extruding 2D graphs into 3D objects. It is having some features such as python program interface, customized process rules with scripting, and high quality meshing, etc. For accurate simulation, the mesh has been fine tuned in the channel and junction regions after being automatically generated. To simulate the device, it can be imported into Genius [121].




Fig. 3.3: (a) Layout of inverter, (b) corresponding 3D inverter.

Fig. 3.3 shows the CMOS inverter generated by using Gds2mesh. Mask layout of a CMOS inverter standard cell (left), and the TCAD model 3D inverter structure generated with

Gds2Mesh (right). Extrusion and other geometric operations are used in a properly defined process rule to extract the various layers from the mask set and construct the device geometry objects. Additionally, the positioning of doping profiles is determined by the mask layouts. One more feature of Gds2Mesh is the creation of Geometry Description Markup Language (GDML) files for VisualParticle/GSeat to analyze radiation effects. The major advantage of Gds2Mesh is that only one process file is required to create the individual devices (nmos or pmos) and circuits (inverter or SRAM, etc.).

## VisualParticle/GSeat

Cogenda software has another attractive option to analyze the radiation effects known as the ‘VisualParticle/GSeat’ simulator. The graphical user interface for GSeat (Genius Single Event Analysis Tool) is called VisualParticle. The incident particle and simulation parameters can be set up by the user in the GUI, and they can also explore the simulated particle trajectory visually as shown in Fig. 3.4.




Fig. 3.4: Radiation tracks due to incident particles.

As a component of Cogenda's SEEs solution, GSeat is a Monte Carlo simulator for analyzing high-energy particles that are passing through semiconductors [122]. It is a well-known

custom-made simulator for high-energy space, physics, medical and radiation applications based on the Geant4 code. GSeat contains physics based models and databases related to SEEs. It is intended to be used in conjunction with the Genius 3D device simulator and Gds2Mesh model builder. These three tools serve as the foundation for Cogenda's SEE analysis package. GSeat produces particle trajectories and energy deposits along the trajectories, which causes carrier generation in the Genius TCAD simulation. GSeat's geometry is modelled in Geant4's GDML format. GDSII and process rules files can be used to generate a GDML format file using Gds2Mesh.

GSeat supports simulation of SEE caused by various particles such as alpha, heavy ion, proton, and neutron and for a wide energy range. Realistic physical models of the particles mentioned above have been implemented. The total energy deposit of the radiation event can be exported as plain text or in eXtensible Markup Language format. The energy deposit can then be used in conjunction with Genius tool to forecast the SEE of the device.

In addition to these, the following sub-tools that are not used during the simulation are given here.

**Genes:** It is a smart 2D process simulator for Silicon/Silicon Carbide devices. It simulates standard process simulation steps such as oxidation, epitaxial growth, deposition, silicidation, diffusion, etching, and ion implantation.

**CRad:** It is a tool for estimating the Total Displacement Dose, rate of SEE, and TID of semiconductor devices in space orbits.

**VisualFab:** It is a workbench that integrates process simulation experiments. It uses fab engineering concepts such as split, split table, wafer, and process module. It also enables users to visualize these experiments and design concepts in an easy-to-use graphical user interface (GUI).

## 3.2. Calibration Setup

In this thesis, the proposed different circular MOSFETs are implemented by using either Genius 3D device simulator or Gds2Mesh. To validate the simulation setup used in this thesis work, the simulated work is calibrated with the experimental work at both 30 nm and 10 nm

technology nodes. During the calibration, creating the experimental device with identical geometry, and also match their characteristic with the fine tune of appropriate physics models. The quantum confinement effect and scattering effects are considered during both calibrations.

### 3.2.1. 30 nm Technology Node




Fig. 3.5: 3D schematic view of calibrated NWFET structure at 30 nm node.




Fig. 3.6: Calibration with an experimental nanowire FET [48] at 30 nm.

Initially, the different circular MOSFETs are designed and simulated at 30 nm technology node. To validate the physical models that are employed for the device simulations, a

multigate NW FET matching the experimental device in [48] is designed, simulated and calibrated at 30 nm technology node.

According to geometrical parameters reported in [48] [123], NW FETs structures are created initially for NMOS (L or  $L_G = 35$  nm, width of the NW = 13.3 nm, height of the NW = 20.4 nm, diameter of NW = 21.45 nm, Hf based dielectric (EOT) = 1.5 nm), and for PMOS (L or  $L_G = 25$  nm, width of the NW = 9 nm, height of the NW = 13.9 nm, diameter of NW = 14.6 nm, Hf –based dielectric (EOT) = 1.5 nm). When the device structure matches the reported NW FET as shown in the Fig. 3.5, it is simulated with appropriate physical models to calibrate the experimental results. The simulation results are a good match with the experimental results for both NMOS and PMOS devices as shown in the Fig. 3.6. The linear characteristics are plotted by converting the log curve to ensure better calibration for above threshold region.

The following physics models are included in the simulation setup. The Quantum transport drift-diffusion correction model as given below is used in the simulation setup to account for quantum confinement effects. The quantum- corrected equation for electron and hole can be written as:

$$\Lambda n = - \frac{\hbar^2 \gamma_n \nabla^2 \sqrt{n}}{6q m_n^* \sqrt{n}} \quad (3.1)$$

$$\Lambda p = \frac{\hbar^2 \gamma_p \nabla^2 \sqrt{p}}{6q m_p^* \sqrt{p}} \quad (3.2)$$

Where,  $\gamma_n = 3.6$  and  $\gamma_p = 5.6$  are the correction of variation of effective mass. These two parameters ensure that these results are agree with those from Poisson-Schrödinger method and are obtained from Fermi-statistics. p and n are the hole and electron concentration, q represents the charge of an electron,  $m_p^*$  and  $m_n^*$  are the effective mass of hole and electron, and  $\hbar$  is Planck's constant.

The Lucent high field mobility model considers the large field effects. This model uses the Caughey–Thomas model for the carrier velocity saturation ( $v_{sat0}$ ) calculation. The  $v_{sat0}$  is adjusted to  $1.6 \times 10^7$  cm.s<sup>-1</sup> for NMOS device, and  $1.4 \times 10^7$  cm.s<sup>-1</sup> for PMOS device. The maximum mobility value ( $\mu_{max}$ ) was adjusted to 130 & 80 cm<sup>2</sup>.V<sup>-1</sup>.s<sup>-1</sup> for both NMOS & PMOS devices respectively during calibration to match the ON current. The mobility degradation in the inversion layer due to acoustic phonon scattering and surface roughness scattering is considered to calculate carrier mobility.

For narrow bandgap effects caused by heavy doping, Schenk's bandgap narrowing model is used. The most important and fundamental physical parameters for a semiconductor material are the band structure parameters, which include effective density of states in the valence band  $N_v$  and conduction band  $N_c$ , bandgap  $E_g$ , and intrinsic carrier concentration  $n_{ie}$ . The following is the definition of the effective density of states in valence and conduction bands:

$$N_v = 2 \left( \frac{m_p^* k_b T}{2\pi\hbar^2} \right)^{3/2} \quad (3.3)$$

$$N_c = 2 \left( \frac{m_n^* k_b T}{2\pi\hbar^2} \right)^{3/2} \quad (3.4)$$

High carrier lifetimes are taken into account in Shockley-Read-Hall recombination, while high current densities are taken into account in Auger recombination. The Selberherr impact ionization model is employed for the generation rate of the electron–hole pair due to the carrier Impact Ionization. The Fermi–Dirac statistics are included because the source/drain is heavily doped. The direct tunneling model to account for gate tunneling currents, and WKB was used to calculate the electron/hole tunneling currents.

Finally, to match the threshold voltage of the experimental device, the metal gate work function was adjusted to 4.46 eV for NMOS and 4.7 eV for PMOS respectively. The surface interface effects are not considered during the simulations.

### 3.2.2. 10 nm Technology Node




Fig. 3.7: 3D schematic view of calibrated NWFET structure at 10 nm node.

As the advanced technology node has entered the sub 10 nm regime & the thesis work is mainly focused on the analysis of the proposed circular MOSFETs at the lower sub 10 nm nodes, the setup was further calibrated at a shorter  $L_G$  of 10 nm. During this, experimental work (a multigate nanowire FET) Ming et al.[49] was used for calibration.

Initially, according to geometrical parameters reported in [49], NW FETs structures are created for NMOS ( $L_G = 10$  nm, diameter of NW = 16 nm,  $T_{ox} = 2.5$  nm), and for PMOS ( $L_G = 10$  nm, diameter of NW = 13 nm,  $T_{ox} = 2.5$  nm). When the device structure matches the reported NW FET [49] as shown in the Fig. 3.7, it is simulated with appropriate physical models to calibrate the experimental results.

The simulation results are a good match with the experimental results for both NMOS and PMOS devices as shown in the Fig. 3.8. The linear characteristics are plotted by converting the log curve to ensure better calibration for above threshold region.




Fig. 3.8: Calibration with an experimental nanowire FET [49] at 10 nm.

The setup also includes some other or additional models in addition to the physical models mentioned in section 3.2.1. The quantum density gradient model is included for quantum correction effects. The Lombardi surface mobility model is used to describe the carrier mobility in the MOSFET inversion layer. To calculate the carrier mobility, the mobility degradation in the inversion layer due to acoustic phonon scattering and surface roughness scattering, as well as doping-dependent bulk mobility for ionized impurity scattering, are considered. The carrier velocity saturation ( $v_{sat0}$ ) is adjusted to  $2.2 \times 10^7$  cm.s<sup>-1</sup> for NMOS

device, and  $2.1 \times 10^7 \text{ cm.s}^{-1}$  for PMOS device. The maximum mobility value ( $\mu_{\max}$ ) was adjusted to 830 &  $400 \text{ cm}^2.\text{V}^{-1}.\text{s}^{-1}$  for both NMOS & PMOS devices respectively during calibration to match the ON current.

Because the channel length is 10 nm, Kane's band-to-band tunneling model is used to account for band-band tunneling [124][125], and it is expressed as follows,

$$G^{BB} = D \times A.BTBT \cdot \frac{E^{BBT.GAMMA}}{\sqrt{E_g}} \times \exp\left(-B.BTBT \times \frac{E_g^{3/2}}{E}\right) \quad (3.5)$$

Where E denotes the magnitude of the electrical field,  $E_g$  denotes the material's band gap, and A.BTBT and B.BTBT are the empirical fitting parameters. The statistical factor is denoted by D. The value of D is one or the eq. 3.6 as suggested by Hurkx.

$$D_{Hurkx} = \frac{n_{ie} - np}{(n + n_{ie})(p + n_{ie})} \quad (3.6)$$

Finally, to match the threshold voltage of the experimental device, the metal gate work function was adjusted to 4.5 eV for NMOS and 4.72 eV for PMOS, respectively.

### 3.3. Simulation Setups for Radiation Effects Analysis

#### 3.3.1. Simulation Setup for TID Effect in Semiconductor Devices

One of the most noticeable effects on irradiated semiconductor devices is the TID. MOS devices historically were considered robust specifically to the TID effects. This viewpoint has shifted drastically since deep-submicron CMOS technologies have become mainstream. TID effects in CMOS thin gate oxides are significantly reduced for thicknesses less than 10 nm. However, in modern CMOS technologies, the thick oxide layer in shallow trench isolation does not scale down. As a result, source-drain and inter-diffusion leakage currents are the primary TID concerns in deep-submicron CMOS technologies [126].

The dose for this TID process simulation is defined by the totaldose (rad) parameter, the dose rate by the dose rate parameter (rad/s), and the step size of increasing dose by the dose step parameter (rad). To achieve stable convergence in TID simulation, gradually increase the dose and perform a global potential update every 0.5 Krads. The TID command flow chart is shown in Fig. 3.9.

The example of the TID command is given as follows.

TID type=advanced totaldose=100 × 10<sup>6</sup> doserate=10 dosestep=0.5 × 10<sup>3</sup>




Fig. 3.9: TID command flow chart [126].

Cogenda TCAD employs Rowsey's doctoral thesis [127] physical model of TID in SiO<sub>2</sub> layer, which estimates carrier transport, recombination, generation, and trapping. The 'TID' command in Genius instructs the simulator to solve the required equations such as electron continuity equation, hole continuity equation, Poisson equation, and the trap-de trap equation to calculate the fixed-charge generation as listed below [128].

$$\frac{d^2\phi}{dx^2} = -\frac{\rho}{\epsilon_s} = -\frac{q}{\epsilon_s} (p + N_a - n) \quad (3.7)$$

$$\frac{dn}{dt} = \nabla f_n + G_n - R_n \quad (3.8)$$

$$\frac{dp}{dt} = \nabla f_p + G_p - R_p \quad (3.9)$$

$$\frac{dT_p}{dt} = R_p - R_n = \sigma_{pta}|f_p|T_a - \sigma_{nta}|f_p|(T_a - T_b) \quad (3.10)$$

Where  $f_n = \mu_n nE + D_n \nabla n$ , and  $f_p = \mu_p pE + D_p \nabla p$

G and R = Generation and Recombination of charge carriers

$f_n$  and  $f_p$  = The local electrons and holes current density respectively,

$\sigma_{pta}$  = Hole capture rate at neutral trap A ( $\text{cm}^2$ ),

$\sigma_{nta}$  = Electron capture rate at positively charged trap A ( $\text{cm}^2$ ),

$T_a$  = Density of trap A ( $\text{cm}^{-3}$ ).

Genius provides various TID models, like basic, advanced, and full models. The basic type of TID solver only calculates the bulk trap density in oxide region. This basic type of solver is suitable for TID effect simulation of CMOS up to  $1 \times 10^6$  rad. Furthermore, the advanced type TID solver also considers the interface trap density and stores the result as interface charge profile. In most cases, a relatively simple model that describes the generation of fixed charge in the oxide is sufficient for CMOS devices subjected to a moderate amount of dose. The total ionizing dose and dose rate can be entered directly by the user, and Genius will calculate the oxide charge density produced in the insulators.




Fig. 3.10: TID simulation flow chart [126].

To avoid underestimating the device's damage, the device is biased in the OP simulation prior to the TID simulation. For CMOS bulk devices, the "worst-case" bias is to ground all terminals except the gate, which is held at supply voltage ( $V_{DD}$ ). Fig. 3.10 depicts the simulation flow of TID effects. It is intended to simulate the MOSFET IV curves under different doses. As a result, prepare five irradiated device states for doses ranging from 100 to 500 Krad, and then begin an IV sweep simulation from each state.

### 3.3.2. Simulation Setup for Single Event Effects (SEE) in CMOS Circuits

GSEAT & Visual Particle sub tools provided by Cogenda software to analyze the radiation effects (SEEs) [129]. The Geant4-based GSeat is a computer program that can be used to investigate the SEE effects of microelectronics in radiation environments. The detailed 3D structure of the device is required for SEE simulation. The device structure generated by the Gds2Mesh tool in GDML format can be loaded into GSeat.

The GDML file containing the geometry and material details of the device as well as information about the particles, including particle type, energy, and track, are included in the GSeat input along with a few control arguments.




Fig. 3.11: Modeling flow (steps and tools) [130].

Cogenda provides an intuitive GUI called VisualParticle. This GUI makes it easier for the user to see the structure of the device, incident particle setting and run time parameters, and complete GSeat simulation post-processing.

The flow chart shown in Fig. 3.11 is followed to analyze the radiation effects in Cogenda Visual TCAD software. The flowchart in Fig. 3.10 lists the steps and tools used. Note that the rectangles represent input/output files and the triangles represent simulation tools.

# Chapter-4

## 4. Design of Circular MOSFETs

As mentioned in Chapter 1 and 2, the circular MOSFET is one of the alternative devices to mitigate SCEs. These circular MOSFETs are better immune to corner effects and radiation due to their enclosed circular gate layout. As mentioned in Chapter 2, the circular MOSFETs with internal drain configuration are considered throughout the work due to the performance advantage. To further extend the life of planar and SOI technology based devices, in this work, single circular gate SOI MOSFET is analyzed and proposed double circular gate SOI MOSFETs at lower technology nodes with an internal silicon pad acting as a drain.

### 4.1. Circular Single Gate Transistor (CSGT)




Fig. 4.1: (a) 3D view of a circular gate SOI MOSFET, (b) 3D-CSGT, (c) 2D-CSGT with doping profiles.

A 3D isometric view of CSGT SOI MOSFET with geometric details is shown in Fig. 4.1(a); after removing the oxide and substrate layers, 3D view of the CSGT structure is shown in Fig. 4.1(b). Fig. 4.1(c) depicts the corresponding 2D cross-sectional view across the cutline A-A' with doping profiles. The region defined by the circle with the radius R1 is assigned as the drain, the region defined by the ring between R2 and R1 represents the channel or gate, and the outer ring between R3 and R2 is assigned as the source. Hence, the technology node or the channel length of CSGT can be defined as  $L = R1 - R2$ . Furthermore, the important dimensions in terms of the technology node are defined as  $R1 = L$ ,  $R2 = 2L$ , and  $R3 = 3L$ . The CSGT fabrication process is compatible with traditional planar rectangular gate transistor fabrication [95][45].

## 4.2. Circular Double Gate Transistor (CDGT)

### 4.2.1. CDGT Device Structure

The 3D view of CDGT SOI MOSFETs is similar to the CSGT device as shown in Fig. 4.1(a); after removing the oxide and substrate layers, 3D view of the CDGT device is shown in Fig. 4.2(a). The corresponding 2D cross-sectional view across the cutline A-A' with doping profiles is shown in Fig. 4.2 (b). The CSGT fabrication process is compatible with traditional planar rectangular gate transistor fabrication [95][45].




Fig. 4.2: (a) 3D view of a circular double gate SOI MOSFET, (b) 2D-CSGT with doping profiles.

### 4.2.2. CDGT Fabrication Process

The 3D view of the fabrication process of the proposed CDGT SOI MOSFET is shown in Fig. 4.3. Similar to CSGT, the CDGT SOI fabrication process is compatible with the planar double-gate SOI fabrication process [131].




Fig. 4.3: Fabrication process of the CDGT SOI MOSFET. (a) Bulk silicon wafer is thermally oxidized, (b) Lithography and patterning the bottom gate cavities, (c) bottom metal gate deposition and patterning, (d) deposition of active silicon and patterning, (e) top gate oxidation, metal gate deposition, patterning, and doping, (f) metallization.

The fabrication process of CDGT starts with the bulk silicon wafer which is first thermally oxidized to obtain the structure shown in Fig. 4.3 (a). The bottom gate cavities are then patterned using a sulfur hexafluoride based RIE plasma to obtain the structure shown in Fig. 4.3 (b). The cavities are then filled with the metal gate using chemical vapor deposition, which is followed by RIE [131] and chemical mechanical polishing resulting in Fig 4.3. (c). In the next step, deposition of the silicon layer through epitaxy (which inherently includes the active silicon oxidation when deposited on metal [132][133] is followed by active island patterning, resulting in the structure shown in Fig 4.3. (d). After this, thermal oxidation is performed to obtain the top gate oxide which is followed by metal filling and patterning to form the top gate as shown in Fig 4.3. (e). The Source/Drain (S/D) doping is then done with the top gate protecting the channel region. In the last step, metallization and isolation are performed, as shown in Fig. 4.3. (f).

### 4.3. Simulation Methodology of CSGT and CDGT Devices

The performance analysis of CSGT and CDGT SOI MOSFETs is carried with identical geometrical parameters. Some of the essential device parameters used in the simulation study of the CSGT and the CDGT are given in Table 4.1.

Table 4.1: Geometrical details of CSGT and CDGT devices used in the simulation.

Device type	CSGT		CDGT	
Parameter	NMOS	PMOS	NMOS	PMOS
<b>L<sub>G</sub> or L</b>	30 nm			
<b>Buried Oxide (BOX)</b>	30 nm			
<b>T<sub>ox</sub></b>	1.5 nm			
<b>S/D and Channel thickness</b>	10 nm			
<b>Gate thickness</b>	10 nm			
<b>Source/ Drain doping (cm<sup>-3</sup>)</b>	$1 \times 10^{20}$			
<b>Channel doping (cm<sup>-3</sup>)</b>	$1 \times 10^{16}$			
<b>Substrate doping (cm<sup>-3</sup>)</b>	$1 \times 10^{15}$			
<b> V<sub>DD</sub>  (V)</b>	0.9			

The calibrated simulation setup described in Chapter 3 is used in this analysis [48] [123]. Initially, during the simulation process, to match the device  $V_{TH} \sim |0.25|$  V for both NMOS and PMOS devices with the ITRS 2013 projections [134] (using the constant current method), adjustments are done to the device parameters such as the gate work function (n-CSGT:  $\Phi_m = 4.54$  eV; p-CSGT:  $\Phi_m = 4.72$  eV; n-CDGT:  $\Phi_m = 4.48$  eV; p-CDGT:  $\Phi_m = 4.76$  eV), and the channel doping is set to  $1 \times 10^{16}$  cm<sup>-3</sup> for both CSGT and CDGT. The threshold voltage is obtained using the constant current method, i.e.,  $V_{TH}$  is taken from the curve of the drain current ( $I_{DS}$ ) versus  $V_{GS}$  by considering the value of  $V_{GS}$  at a drain current  $I_{DS} = (W/L) \times 10^{-7}$  A  $\mu\text{m}^{-1}$ .

Where, W is the effective width of the channel, and L is the channel length. The Circular MOSFET's device geometrical factor in terms of effective channel width ( $W_{Rect}$ ) and channel/gate length (L) of the conventional rectangular gate transistor is given by Eq. (1) [46],

$$\left[ \frac{2\pi}{\ln(R2/R1)} \right]_{Circular} = \left( \frac{W}{L} \right)_{Rectangular} \quad (4.1)$$




Fig. 4.4: (a)  $I_{DS}$ – $V_{GS}$  of the CSGT and the CDGT for both NMOS and PMOS devices with  $L$  and  $V_{TH}$  values shown inset, (b)  $I_{DS}$ – $V_{DS}$  of the CSGT and the CDGT devices.

Fig. 4.4 presents the simulation results of the CSGT and CDGT for both NMOS and PMOS devices using the calibrated setup. Fig. 4.4 (a) shows the  $I_{DS}$ – $V_{GS}$  characteristics for low and high  $V_{DS}$  of both the CSGT and the CDGT after tuning the work function to match the  $V_{TH}$  ( $\sim 250 \text{ mV}$ ). Fig. 4.4 (b) shows the corresponding  $I_{DS}$ – $V_{DS}$  characteristics. In Fig. 4.4, it can be observed that the proposed CDGT shows better results compared to the CSGT in terms of  $I_{ON}/I_{OFF}$  ratio that is close to  $10^6$  (n-CDGT:  $6.75 \times 10^5$ ; p-CDGT:  $3.16 \times 10^5$ ), near ideal SS (n-CDGT:  $70.2 \text{ mV dec}^{-1}$ ; p-CDGT:  $70.6 \text{ mV dec}^{-1}$ ), and smaller DIBL (n-CDGT:  $42.9 \text{ mV V}^{-1}$ ; p-CDGT:  $46.7 \text{ mV V}^{-1}$ ). Here, DIBL is defined as the difference in threshold voltage between  $V_{DS}$  (low) =  $0.05 \text{ V}$  and  $V_{DS}$  (high) =  $0.9 \text{ V}$  with respect to a change in  $V_{DS}$ . All the relevant numerical values are summarized in Table 4.2. The important characteristics are highlighted in bold font.

Table 4.2: Performance Comparison of CSGT & CDGT SOI MOSFETs.

Device type	CSGT		CDGT	
Parameter	NMOS	PMOS	NMOS	PMOS
<b>Work function (eV)</b>	4.54	4.72	4.48	4.76
<b><math>I_{ON}</math> (mA)</b>	0.27	0.2	<b>0.52</b>	<b>0.33</b>
<b><math>I_{OFF}</math> (nA)</b>	88.1	133	<b>0.77</b>	<b>1.06</b>
<b><math>I_{ON}/I_{OFF} (\times 10^3)</math></b>	3.06	1.51	<b>675</b>	<b>316</b>
<b>SS (mV/dec)</b>	98	101	<b>70.2</b>	<b>70.6</b>
<b>DIBL (mV/V)</b>	162	181.5	<b>42.9</b>	<b>46.7</b>
<b><math>C_{gg}</math> (F)</b>	$3 \times 10^{-16}$	$3.1 \times 10^{-16}$	$3.7 \times 10^{-16}$	$4.1 \times 10^{-16}$
<b>Intrinsic delay (s)</b>	$1 \times 10^{-12}$	$1.4 \times 10^{-12}$	$6.4 \times 10^{-13}$	$1.1 \times 10^{-12}$

#### 4.4. Raised Source/Drain CDGT Structures

From the results of the previous analysis, the CDGT shows better electrical properties when compared to the CSGT. The SOI MOSFET performance is limited due to the source and drain contact resistances in the sub 32 nm regime. This is due to the fact that while contact resistance increases with contact area scaling, the ON-state resistance of a MOSFET decreases with the scaling of the transistor. One common method for reducing the series resistance component is by raised S/D engineering [53].




Fig. 4.5: 3D view of CDGT SOI MOSFET with Source/Drain (a) raised top, (b) raised bottom, (c) raised top and bottom ('both') structures.




Fig. 4.6: 2D cut view of raised top, raised bottom, and raised 'both' CDGT SOI MOSFETs.

Raised S/D structures have shown promise in mitigating the parasitic resistances associated with the source and drain, improving ON current, reducing the lateral electric field, controlling hot carrier effects, and improving device performance [12]. Hence, the authors propose to extend the performance of the CDGT SOI MOSFETs using a raised structure and to find the best configuration among them. Fig. 4.5 shows a 3D schematic view of a CDGT with various raised S/D structures such as a raised top (Fig. 4.5 (a)), a raised bottom (Fig. 4.5 (b)), and a raised top and bottom, known here as 'both' (Fig. 4.5 (c)). The corresponding 2D views are shown in Fig. 4.6.

Fig. 4.7 shows the surface potential and electric field characteristics along the channel length from the left side (Drain edge) to the right side (Source edge) of various raised

structures. In this Fig. 4.7, it is evident that the surface potential is higher, and the electric field is lower for ‘both’ raised CDGT structures compared to a regular CDGT at the drain/channel interface. Due to its higher barrier potential, and electric field lower at drain/channel interface, the hot carrier effects (HCEs) and off-state leakages are reduced for ‘both’ raised CDGT structures and improve the device performance.




Fig. 4.7: (a) Surface Potential, (b) Electric field along the channel for various raised structures.

Fig. 4.8 shows the effective mobility at different gate voltages,  $V_{GS} = 0V, 0.3V, 0.6V, 0.9V$ , and  $V_{DS} = 0.9$  V for the structures for the different raised CDGT structures. In the Fig. 4.8, at high gate voltage, the mobility in raised both is higher which is attributed to the higher area on drain/channel & source/channel interfaces of raised both structures. Further, the spreading

resistance associated with the source/channel edge & drain/channel edge reduces and the sheet resistance of the source, drain region also reduces, thus increasing the drain current.




Fig. 4.8: Effective mobility (vs)  $V_{GS}$  for different raised CDGT structures.

The calibrated simulation setup presented in previous section is used for all these different raised structures (Fig. 4.5). To understand the advantage of raised structures, the authors compare these devices in terms of the device level FoM. Here, the FoM, such as  $I_{ON}$ ,  $I_{ON}/I_{OFF}$ , SS, and DIBL are compared. In the proposed NMOS raised top, bottom, and ‘both’ CDGT SOI MOSFETs, the  $I_{ON}$  values ( $V_{GS} = 0.9$  V,  $V_{DS} = 0.9$  V) are 0.54, 0.53, and 0.56 mA, respectively, and for the PMOS raised top, bottom, and ‘both’ CDGTs, they are 0.35, 0.34, and 0.36 mA, respectively. The  $I_{ON}/I_{OFF}$  ratios for the NMOS raised top, bottom, and ‘both’ CDGTs are, respectively,  $7.15 \times 10^5$ ,  $7.02 \times 10^5$ , and  $7.47 \times 10^5$ . The  $I_{ON}/I_{OFF}$  values for the PMOS raised top, bottom, and ‘both’ CDGTs are, respectively,  $3.45 \times 10^5$ ,  $3.38 \times 10^5$ , and  $3.56 \times 10^5$ . The SSs for the NMOS raised top, bottom, and ‘both’ CDGTs are, respectively, 69.4, 69.5, and 69.3 mV dec<sup>-1</sup>. The DIBLs for the NMOS raised top, bottom, and ‘both’ CDGTs equal 43.1, 42.7, and 43.2 mV V<sup>-1</sup>, respectively. Finally, the DIBLs for the PMOS raised top, bottom, and ‘both’ CDGT SOI MOSFETs are 47.1, 46.6, and 47.2 mV V<sup>-1</sup>, respectively.

The extracted SCE parameters for different raised S/D structures (NMOS and PMOS devices) are given in Table 4.3. The ‘both’ raised SOI CDGT exhibits better electrical properties compared to all other structures. Because its structure is raised on both sides, the parasitic series resistance associated with the S/D is reduced, thus the device’s ON current

improves by 7%, and the overall  $I_{ON}/I_{OFF}$  is improved by 11% compared to the CDGT SOI MOSFET.

Table 4.3: Important simulated numerical values for 30 nm gate length CDGT SOI MOSFETs with normal and raised S/D structures (raised top, raised bottom and both raised).

Device type	CDGT		Raised top CDGT		Raised bottom CDGT		Raised both CDGT	
	NMOS	PMOS	NMOS	PMOS	NMOS	PMOS	NMOS	PMOS
<b>Work function (eV)</b>	4.48	4.76	4.48	4.76	4.48	4.76	4.48	4.76
<b><math>I_{ON}</math> (mA)</b>	0.52	0.33	0.54	0.35	0.53	0.34	<b>0.56</b>	<b>0.36</b>
<b><math>I_{OFF}</math> (nA)</b>	0.77	1.06	0.75	1.03	0.76	1.04	<b>0.75</b>	<b>1.01</b>
<b><math>I_{ON}/I_{OFF} (\times 10^5)</math></b>	6.75	3.16	7.15	3.45	7.02	3.38	<b>7.47</b>	<b>3.56</b>
<b>SS (mV/dec)</b>	70.2	70.6	68.3	69.4	68.4	69.5	68.2	69.3
<b>DIBL (mV/V)</b>	42.9	46.7	43.1	47.1	42.7	46.6	43.2	47.2

## 4.5. JL Mode Analysis of Raised ‘both’ CDGT MOSFETs

Since our previous analysis of different raised CDGT topologies revealed that the ‘both’ raised CDGT provides better performance than the other two, this device’s performance is further analyzed by employing the JL concept, which is a better doping option for short-channel devices.

This work is mainly focused on the sub 30 nm technology node, and at these nodes, it is difficult to modify the doping concentration and obtain high-quality junctions in thin SOI layers. Hence, JL transistors have uniform doping in the entire silicon film (channel, source, and drain regions) [54].

The JL mode has gained much attraction in recent years, and has several benefits over traditional planar MOSFETs, such as enhanced performance against SCEs, high scalability, a low thermal budget, and a simplified fabrication process [55]. The lower electric field in the channel also decreases the degradation of field mobility compared with conventional junction-based transistors [56]. Such gains are only achieved because of the high current drive with no barrier in JL devices.

The same simulation setup is used for a JL raised ‘both’ CDGT with different doping profiles such as  $1 \times 10^{17} \text{ cm}^{-3}$ ,  $5 \times 10^{17} \text{ cm}^{-3}$ ,  $1 \times 10^{18} \text{ cm}^{-3}$ ,  $5 \times 10^{18} \text{ cm}^{-3}$ , and  $1 \times 10^{19} \text{ cm}^{-3}$ . Here, these various JL devices are adjusted to the ( $|V_{TH}| \sim 0.25 \text{ V}$ ) by tuning the metal gate’s work function to find the optimum doping.




Fig. 4.9: Conduction band energy in the lateral direction for various doping concentrations.

Fig. 4.9 shows the conduction band in the lateral direction of the device in the OFF state for a JL analysis of the raised ‘both’ CDTG structure. In this Fig. 4.9, it can be observed that (a) the conduction energy at the drain/channel interface is reduced more for higher doping concentrations ( $5 \times 10^{18} \text{ cm}^{-3}$  and  $1 \times 10^{19} \text{ cm}^{-3}$ ). Therefore, for these doping concentrations, gate controllability over the channel decreases, HCEs are higher and thus subthreshold leakages increase. (b) The barrier height at the source/channel interface is very low for lower doping concentrations ( $1 \times 10^{17} \text{ cm}^{-3}$  to  $5 \times 10^{17} \text{ cm}^{-3}$ ). Therefore, for these doping concentrations and at  $V_{DS} = 0.9 \text{ V}$ , the carriers can easily move from the source to the drain with higher velocities; thus, the HCEs are greater [135]. Because of the above reasons, for an increase in doping, there is an increase in  $I_{ON}$  (increase in carriers), the overall trend of  $I_{ON}/I_{OFF}$  increases for doping levels of up to  $1 \times 10^{18} \text{ cm}^{-3}$  and then decreases as doping increases further. Similarly, DIBL decreases for doping levels of up to  $1 \times 10^{18} \text{ cm}^{-3}$  and further increases as doping increases. As the doping is increased, SS increases within a range of 65 to 74 mV dec<sup>-1</sup> as shown in Fig. 4.10 (a). The corresponding SS values are given in Table 4.4.

In Fig. 4.10 (b), the JL raised ‘both’ CDTG with moderate doping  $1 \times 10^{18} \text{ cm}^{-3}$  provides optimum performance in terms of better electrical properties, such as a good  $I_{ON}/I_{OFF}$  ratio of about  $3.75 \times 10^5$ , a near ideal SS of 66.9 mV dec<sup>-1</sup>, and a lower DIBL of about 35.1 mV V<sup>-1</sup>. The extracted SCE parameters for different doping concentrations of the raised ‘both’ S/D structures (NMOS and PMOS devices) are given in Table 4.4.




Fig. 4.10: Variation of (a) SS, and (b)  $I_{ON}/I_{OFF}$  and DIBL versus various doping concentrations.

Table 4.4: Performance Comparison of Raised both CCGT SOI MOSFET with various Doping Concentrations.

Doping Concentration	$1 \times 10^{17} \text{ (cm}^{-3}\text{)}$		$5 \times 10^{17} \text{ (cm}^{-3}\text{)}$		$1 \times 10^{18} \text{ (cm}^{-3}\text{)}$		$5 \times 10^{18} \text{ (cm}^{-3}\text{)}$		$1 \times 10^{19} \text{ (cm}^{-3}\text{)}$	
Parameter	NMOS	PMOS	NMOS	PMOS	NMOS	PMOS	NMOS	PMOS	NMOS	PMOS
Work function (eV)	4.35	4.97	4.41	4.83	4.44	4.79	4.64	4.57	4.89	4.31
$I_{ON}$ (mA)	0.14	0.04	0.14	0.07	0.15	0.09	0.2	0.14	0.22	0.17
$I_{OFF}$ (nA)	1.2	36.3	0.43	0.84	<b>0.41</b>	<b>0.65</b>	0.88	1.24	1.38	2.1
$I_{ON}/I_{OFF} \times 10^4$	10.96	0.11	32.64	8.78	<b>37.26</b>	<b>13.98</b>	23.41	11.3	15.43	8.02
SS (mV/dec)	65.9	68.9	66.1	68.3	66.9	69.8	69.6	72.2	71.1	74.3
DIBL (mV/V)	78.7	166	42.3	51.8	<b>35.1</b>	<b>38.9</b>	46.8	45.8	55.9	53.2

In above sections, the device level performance of different types of circular MOSFETs is discussed. The impact of CSGT, CCGT, raised ‘both’ CCGT and raised ‘both’ CCGT JL devices ( $1 \times 10^{18} \text{ cm}^{-3}$ ) on circuit performance is further analyzed for dynamic CMOS inverter behaviour. The results suggest that the proposed CCGT device provides smallest delay among all and outperforms all other devices in terms of circuit performance (see more detailed explanation in chapter 6).

## 4.6. Performance Analysis of CSGT/CCGT Devices at Sub 10 nm Node

In the previous analysis, the authors discussed about circular MOSFETs such as CSGT and CCGT devices at a gate length of 30 nm. The results suggest that CCGT has better electrical performance than CSGT due to two gates shielding the channel. Further, to improve the

device performance the raised S/D topologies and junctionless mode analysis were implemented on the CSGT device. All these structures are created by ‘Genius’ 3D parallel simulator provided by Cogenda Visual TCAD at a 30 nm technology node.




Fig. 4.11: (a) 3-D design view of Circular SOI MOSFET, (b) & (c) CSGT and CDGT after removing passivation oxide layer respectively, (d) proposed layout of Circular MOSFET.

As the technology entered a sub 10 nm nodes, a similar comparison analysis is performed on circular devices (CSGT and CDGT) at this node. Fig. 4.11 depicts the structure of 3D CSGT and CDGT SOI MOSFETs with essential dimensional parameters. Fig. 4.11 (b) and 4.11 (c) shows the equivalent 3D views of proposed CSGT and CDGT devices after removing the passivation oxide layer from Fig. 4.11 (a) respectively. All of these structures, doping

profiles, contacts definition, and mesh generation for device simulation are generated by applying process rules on GDSII of layout (layout and process flow files are used as input to Gds2Mesh), and the related layout is given in Fig. 4.11 (d). The same layout (Fig. 4.11 (d)) is used to design CSGT and CDGT devices with different process flow.

Some of the key device parameters utilized in the device creation are  $R1 = L = 10$  nm,  $R2 = 2 \times L = 20$  nm, and  $R3 = 3 \times L = 30$  nm. Along with these dimensions, the gate/channel thickness is 5 nm, BOX thickness is 20 nm, the substrate thickness is 20 nm, and active silicon film thickness is 5 nm, thickness of Source/Drain (S/D) is 5 nm, and  $TOx$  thickness is 1 nm. The doping profiles are as follows: substrate doping concentration of  $1 \times 10^{15} \text{ cm}^{-3}$ , the channel doping concentration of  $1 \times 10^{15} \text{ cm}^{-3}$  and S/D doping concentration of  $1 \times 10^{20} \text{ cm}^{-3}$ . Finally, supply voltage is 0.75 V considered. Genius 3D device simulator is used for all device simulations.

During the performance analysis of CSGT and CDGT devices at the 10 nm technology node, the calibrated simulation setup described in Chapter 3 is used in this analysis [49], and the authors followed IRDS 2017 projections for LP and HP applications. To match the threshold voltage for both NMOS & PMOS devices with IRDS 2017 projections [28] (using the constant current technique), we modified the metal gate work function. During the calibration we have used 4.5 eV for NMOS and 4.72 eV for P-MOS metal gate work functions respectively. Further, the work function is tuned around the values cited above for the HP applications ( $|V_{TH}| \sim 0.19$  V) and LP applications ( $|V_{TH}| \sim 0.32$  V) for all devices throughout the simulations.

Fig. 4.12 shows the DC characteristics of the CSGT and CDGT for both NMOS & PMOS devices with the calibrated setup. Fig. 4.12 shows the performance comparison of both devices for HP applications, and Fig. 4.13 shows the performance comparison for LP applications. At this node, Fig. 4.12, it can be seen that the CDGT device outperforms the CSGT device in terms of higher ON current (CSGT:  $9.85 \times 10^{-5}$  amps; CDGT:  $3.1 \times 10^{-4}$  amps), and better  $I_{ON}/I_{OFF}$  ratio (CSGT:  $1.26 \times 10^4$ ; CDGT:  $1.73 \times 10^6$ ) for LP applications (NMOS devices), this is similar to a 30 nm technology node. In comparison to CSGT, two gates electrically protect the channel on each side (front side and backside) from the drain voltage, allowing control over the silicon layer and strong electrostatic control over the channel. As a result, the CDGT reduces SCE, decreases leakage currents, and improves the  $I_{ON}/I_{OFF}$  ratio [136]. Further, the detailed electrical performance comparison (device-level FoM) of both devices (CSGT and CDGT) is given in Table 4.5 for LP and HP applications.




Fig. 4.12:  $I_{DS}$ – $V_{GS}$  characteristics of both CSGT and CDGT SOI MOSFETs for HP applications.




Fig. 4.13:  $I_{DS}$ – $V_{GS}$  characteristics of both CSGT and CDGT SOI MOSFETs for LP applications.

Table 4.5: FoM comparison of both CSGT and CDGT SOI MOSFETs for LP and HP applications.

Device type	CSGT		CDGT		CSGT		CDGT	
Parameter	NMOS	PMOS	NMOS	PMOS	NMOS	PMOS	NMOS	PMOS
Threshold Voltage ( $ V_{TH} $ )	0.19 V ( HP)				0.32 V ( LP)			
$I_{ON}$ (mA)	0.2	0.1	<b>0.7</b>	<b>0.2</b>	0.1	0.06	<b>0.31</b>	<b>0.13</b>
$I_{OFF}$ (nA)	52.5	57.2	<b>6.04</b>	<b>8.7</b>	7.9	9.1	<b>0.18</b>	<b>0.34</b>
$I_{ON}/I_{OFF} (\times 10^4)$	0.38	0.18	<b>11.5</b>	<b>2.3</b>	1.25	0.65	<b>172</b>	<b>36.8</b>
DIBL (mV/V)	328	337	<b>127</b>	<b>141</b>	328	337	<b>127</b>	<b>141</b>
SS (mV/dec)	153	157	<b>86</b>	<b>93</b>	151	154	<b>84</b>	<b>91</b>

The proposed CDGT device ON current is about 0.31 mA ( $\sim 3290 \mu\text{A}/\mu\text{m}$ ), and which is five times more than IRDS projections ( $\sim 597 \mu\text{A}/\mu\text{m}$ ) at 10 nm technology node for LP applications [28].

## 4.7. Summary

From the performance analysis of Circular SOI MOSFETs, we observe that the proposed CDGT SOI MOSFET provides better electrical characteristics than CSGT at a 30 nm technology node with an ON current ( $I_{ON}$ ) of approximately 0.52 mA, and  $I_{ON}/I_{OFF}$  ratio of about  $6.75 \times 10^5$ . To improve the device ON current further, different raised Source/Drain (S/D) topologies are implemented on the CDGT device, among these the ‘both’ raised S/D CDGT device provides better performance than others. Furthermore, we also analyzed the behaviour of the best device of all, i.e., the raised ‘both’ topology device in junctionless mode. The optimum performance of the device is observed at uniform doping of  $1 \times 10^{18} \text{ cm}^{-3}$ . Finally, similar analysis at a lower technology node (10 nm) is performed on circular MOSFETs. In this chapter, it is showed that traditional planar CMOS SOI technology performance can be improved upon by use of the CDGT SOI MOSFET.

# Chapter-5

## 5. CDGT Device Optimization and Scaling Performance

Circular MOSFETs are another class of enclosed devices to extend the life of traditional planar CMOS SOI technology by overcoming the SCEs. As discussed in Chapter 4, the CDGT device provides better performance than CSGT at 10 nm technology node. In this chapter, a detailed analysis of optimizing CDGT device performance, and the impact of both underlap and high -  $k$  dielectric concepts on CDGT devices by extracting the DC, analog/RF parameters is presented. Next, the proposed CDGT device is benchmarked with existing novel structures like FinFET, NWFET and NSFET. Furthermore, the impact of scaling on CDGT performance is analyzed. Finally, this chapter ends with a discussion of the novel implementation of the stacking of nanosheets in a circular geometry.

### 5.1. CDGT Device Optimization




Fig. 5.1: (a) 3-D schematic view of CDGT, (b) Symbol of Circular MOSFET, (c) 3D - CDGT, (d) 2D - CDGT.

The 3D schematic view of CDGT & corresponding proposed symbols (PMOS & NMOS) are shown in Fig. 5.1 (a) and (b) respectively. The 3D view of the CDGT architecture after the substrate and oxide layers have been removed is shown in Fig. 5.1 (c). The 2D cross-sectional image of CDGT across the cutline XX' is shown in Fig. 5.1 (d). The essential dimensional parameters are also shown in Fig. 5.1 (a).

During device creation, the authors considered  $R1 = L = 10$  nm,  $R2 = R1 + L = 20$  nm, and  $R3 = 3L = 30$  nm. In addition to these parameters, we also considered metal gate thickness of 5 nm, BOX & substrate thickness of 20 nm, active silicon film thickness of 5 nm, and  $\text{Tox}$  of 1 nm ( $\text{SiO}_2$ ). The length of the channel is set as 10 nm with the doping concentration of  $1 \times 10^{15} \text{ cm}^{-3}$ . The doping concentration in the source and drain regions is  $1 \times 10^{20} \text{ cm}^{-3}$ , and the substrate doping concentration of  $1 \times 10^{15} \text{ cm}^{-3}$ . These are the important device dimensions for the 10 nm technology node. Visual TCAD 3D Genius simulator is used to create device structures, doping profiles, contacts definition, and mesh generations for device simulations.

According to [46], the geometric factor of the circular MOSFET is defined by equation (5.1), with respect to the traditional planar rectangular MOSFET.

$$\left(\frac{W_{Rect}}{L}\right)_{Rectangular} = \left[\frac{2\pi}{\ln(R2/R1)}\right]_{Circular} \quad (5.1)$$

In the CDGT, the effective width of the channel  $W$  is defined as,

$$W = 2\pi \times \frac{[R1 + R2]}{2} \quad (5.2)$$

or substitute  $R2 = R1 + L$  in equation (5.2) to obtain  $W$  as follows:

$$W = 2\pi \times [R1 + 0.5 \times L] \quad (5.3)$$

Scaling of the device to sub 10 nm ( $L < 10$  nm) will reduce the effective width of the channel, thus decreasing the ON current. The above effect is compensated by increasing  $R1$ . From equation (5.3), we can say that (i) For LP applications, the device ON current will improve by increasing  $R1$  at a given technology node. (ii) When the technology is scaled down further, the device ON current will be reduced, it can be compensated by increasing  $R1$ . In these two

cases, as  $R_1$  increases, the device effective width (area) will increase which will enhance the device ON current.

Initially, the drain radius is considered as  $R_1 = L = 10$  nm. During this analysis, to further improve the ON current, the inner drain radius  $R_1$  is increased from 10 nm to 20 nm. To differentiate the structure with these two radii, they are approximately named as R10nmSiO<sub>2</sub> ( $R_1 = 10$  nm) and R20nmSiO<sub>2</sub> ( $R_1 = 20$  nm).

As discussed in Chapter 4, here, the metal gate work function is adjusted to match the threshold voltage of about ( $|V_{TH}| \sim 0.19$  V) for HP applications, and the threshold voltage of about ( $|V_{TH}| \sim 0.32$  V) for LP applications for all NMOS & PMOS devices throughout the simulations.




Fig. 5.2: (a), (b)  $I_Ds$ - $V_{GS}$  of CDGT with  $R_1=10$  nm & 20 nm for both NMOS&PMOS devices. (c), (d)  $I_Ds$  - $V_{DS}$  of CDGT with  $R_1=10$  nm & 20 nm for both NMOS&PMOS devices & corresponding  $V_{TH}$  values given inset.

Fig. 5.2 (a) & 5.2 (b) illustrates  $I_{DS}$ – $V_{GS}$  electrical characteristics for low  $V_{DS}$  (0.05V) & high  $V_{DS}$  (0.75V) of the CDGT device for HP and LP applications respectively. Fig. 5.2 (c) & 5.2 (d) shows the corresponding  $I_{DS}$  -  $V_{DS}$  characteristics. In Fig. 5.2, it can be seen that because of the increase in the effective channel width & the average circumference, the CDGT device architecture with  $R_1 = 20$  nm provides more ON current ( $\geq 1$  mA). However, due to the smaller drain region with  $R_1 = 10$  nm, the off-state current is less when compared to  $R_1 = 20$  nm. When the  $R_1$  increases from 10 nm to 20 nm the ON-current of the CDGT device increases by 46%. The comparison of the CDGT architectures with  $R_1 = 10$  nm & 20 nm ( $@V_{TH} = 0.19$ V &  $@V_{TH} = 0.32$  V) in terms of electrical parameters such as device  $I_{ON}$ , the device  $I_{OFF}$ , the overall  $I_{ON}/I_{OFF}$  ratio, SS, and DIBL are tabulated in Table 5.1. From Table 5.1, we can observe that the CDGT device architecture with  $R_1 = 20$  nm provides a better ON current than the other one.

Table 5.1: Performance analysis of CDGT with  $R_1=10$  nm &  $R_1=20$  nm.

Device type	R10nmSiO <sub>2</sub>		R20nmSiO <sub>2</sub>		R10nmSiO <sub>2</sub>		R20nmSiO <sub>2</sub>	
Parameter	NMOS	PMOS	NMOS	PMOS	NMOS	PMOS	NMOS	PMOS
<b>Threshold Voltage (<math>V_{TH}</math>)</b>	0.19 (HP)				0.32 (LP)			
<b><math>I_{ON}</math> (mA)</b>	0.77	0.68	<b>1.12</b>	<b>0.99</b>	0.45	0.43	<b>0.67</b>	<b>0.64</b>
<b><math>I_{OFF}</math> (nA)</b>	8.1	3.8	14.7	6.9	0.26	0.073	0.51	0.14
<b><math>I_{ON}/I_{OFF} (\times 10^5)</math></b>	0.95	1.8	0.76	1.43	17.3	58.9	13.4	45.7
<b>SS (mV/dec)</b>	86	76	90	79	84	73	87	75
<b>DIBL (mV/V)</b>	105	77	110	82	105	77	110	82

In Table 5.1, it is evident that devices with the threshold voltage ( $|V_{TH}| \sim 0.19$  V) provide better device  $I_{ON}$  in the order of mA. Hence these low threshold devices are used for HP applications. Whereas the devices with a threshold voltage ( $|V_{TH}| \sim 0.32$  V) provide lower  $I_{OFF}$  in the order of pA. Hence these high threshold devices are used for LP applications.

## 5.2. Performance Analysis of Underlap (UL)




Fig. 5.3: 2D – CDGT with underlap.

From the previous section, it is found that CDT architecture with increased inner radius (R1) from 10 nm to 20 nm gives better ON current at the cost of an increase in leakage. Further investigated the R20nmSiO<sub>2</sub> device with underlap concept to minimize these leakage currents.

Underlap has been considered to improve device performance. It offers desirable characteristics like greater breakdown voltage, decreased electric field at the drain and source regions, smaller gate leakage current, and so on, making it better suited for limiting the influence of drain potential on source barrier (DIBL effect) and reducing hot carrier effects [57]. Because of underlapping, the device's series resistance increases, resulting in a reduction in total device current (both I<sub>ON</sub> & I<sub>OFF</sub>). It offers an optimum I<sub>ON</sub>/I<sub>OFF</sub> ratio [57].

Fig. 5.3 depicts the 2D cross sectional view of the double gate circular MOSFET with underlap regions. The CDT device R20nmSiO<sub>2</sub> with different underlap lengths (on both sides of the gate) of 1nm (UL1nmSiO<sub>2</sub>), 2nm (UL2nmSiO<sub>2</sub>), and 3nm (UL3nmSiO<sub>2</sub>) with underlap doping concentration of  $1 \times 10^{18} \text{ cm}^{-3}$  are simulated & compared in terms of I<sub>ON</sub>, I<sub>ON</sub>/I<sub>OFF</sub>.

Table 5.2: Performance analysis of R20nmSiO<sub>2</sub> with different underlap lengths for HP applications.

Device type	UL1nmSiO <sub>2</sub>		UL2nmSiO <sub>2</sub>		UL3nmSiO <sub>2</sub>	
Parameter	NMOS	PMOS	NMOS	PMOS	NMOS	PMOS
Threshold Voltage (V)	0.19(HP)					
I <sub>ON</sub> (mA)	1.04	0.96	<b>0.98</b>	<b>0.89</b>	0.93	0.82
I <sub>OFF</sub> (nA)	8.9	4	<b>6.5</b>	<b>3.2</b>	5.3	2.7
I <sub>ON</sub> /I <sub>OFF</sub> ( $\times 10^5$ )	1.2	2.4	<b>1.5</b>	<b>2.8</b>	1.8	3.1

Table 5.3: Performance analysis of R20nmSiO<sub>2</sub> with different underlap lengths LP applications.

Device type	UL1nmSiO <sub>2</sub>		UL2nmSiO <sub>2</sub>		UL3nmSiO <sub>2</sub>	
Parameter	NMOS	PMOS	NMOS	PMOS	NMOS	PMOS
Threshold Voltage (V)	0.32(LP)					
I <sub>ON</sub> (mA)	0.64	0.6	<b>0.6</b>	<b>0.57</b>	0.57	0.54
I <sub>OFF</sub> (nA)	0.17	0.07	<b>0.12</b>	<b>0.05</b>	0.09	0.043
I <sub>ON</sub> /I <sub>OFF</sub> ( $\times 10^5$ )	37.6	85.7	<b>50</b>	<b>114</b>	64	126

Table 5.2 shows the comparison of the underlap structures for HP applications. From Table 5.2, we can say that, as the underlap length increases both ON and OFF currents are reduced. The optimum performance can be obtained for the device R20nmSiO<sub>2</sub> with a minimum of 2nm underlap length as compared to the device R10nmSiO<sub>2</sub> without underlap concept (from Table 5.1). Similar findings are observed for LP applications as shown in Table 5.3.




Fig. 5.4: Conduction energy band profiles along the lateral direction for different CDGT devices.

For the NMOS device OFF-state operation at a lower threshold voltage of 0.19V, Fig. 5.4 presents the edge of the conduction band in the lateral direction at the center of the active silicon film layer. From Fig. 5.4, it can be seen that the device with an underlap of 2 nm has a higher barrier height at the source/channel interface. As a result, despite having a high velocity at a high  $V_{DS}$ , the carriers cannot easily flow from source to drain in this device. Thus, HCEs are reduced, thereby reducing subthreshold leakages as well. Because of the above reason, the overall ON to OFF ratio is higher for this device only.

Further the DC performance ( $I_{ON}$ ,  $I_{ON}/I_{OFF}$ , DIBL & SS), and analog/RF performance (Transconductance generation factor (TGF),  $g_m$ , Early voltage ( $V_{EA}$ ), & Output conductance ( $g_d$ )) of different CDGT devices (R10nmSiO<sub>2</sub>, R20nmSiO<sub>2</sub> & UL2nmSiO<sub>2</sub>) are investigated. The TGF is defined as the  $g_m/I_{DS}$  ratio, which represents the conversion of DC power to AC frequency. The variation in drain current to change in gate voltage is referred to as the  $g_m$ . The parameter  $g_m$  is critical in the design of op-amps. It denotes a device's gate transport efficiency. In general,  $g_m$  indicates a device's gain, while  $I_{DS}$  is the power dissipation required to attain that gain. The  $V_{EA}$  is the ratio of  $I_{DS}$  to  $g_d$ . The  $g_d$  is the ratio of the drain current

change to the drain voltage change. To achieve better analog performance,  $g_d$  should be low &  $V_{EA}$  should be high.

$$\text{Transconductance } (g_m) = \frac{\partial I_D}{\partial V_{GS}} \quad (5.4)$$

$$\text{Transconductance generation factor (TGF)} = \frac{g_m}{I_{DS}} \quad (5.5)$$

$$\text{Transconductance } (g_d) = \frac{\partial I_D}{\partial V_{DS}} \quad (5.6)$$

$$\text{Early Voltage } (V_{EA}) = \frac{I_d}{g_d} \quad (5.7)$$




Fig. 5.5: (a), (b)  $g_m$  & TGF of CDGT with  $R1=10$  nm, 20 nm, & UL2nm for both NMOS&PMOS devices, corresponding  $V_{TH}$  values shown inset.

Fig. 5.5 compares the TGF and  $g_m$  levels of the various CDGT devices (R10nmSiO<sub>2</sub>, R20nmSiO<sub>2</sub> & UL2nmSiO<sub>2</sub>) devices at a lower  $V_{TH}$  of 0.19V (HP) & higher  $V_{TH}$  of 0.32 V (LP) for both NMOS & PMOS devices. Fig. 5.5 shows that the CDGT device (R20nmSiO<sub>2</sub>) provides greater  $g_m$  with a higher drive current. However, the CDGT device with underlap (UL2nmSiO<sub>2</sub>) provides a superior TGF because of its lower leakage current. The UL2nmSiO<sub>2</sub> device enhances the signal because of its high TGF.




Fig. 5.6: (a), (b)  $g_d$  &  $V_{EA}$  of CDGT with R1=10 nm, 20 nm, & UL2nm for both NMOS & PMOS devices, corresponding  $V_{TH}$  values shown inset.

Fig. 5.6 compares the  $V_{EA}$  and  $g_d$  of the above-mentioned devices at a lower  $V_{TH}$  of 0.19V (HP) and a higher  $V_{TH}$  of 0.32V (LP) for both NMOS and PMOS devices. In this result the CDGT device with underlap (UL2nmSiO<sub>2</sub>) has a larger  $V_{EA}$  and a lower  $g_d$  due to its lower OFF current. With the above advantages, the CDGT with underlap of 2 nm (UL2nmSiO<sub>2</sub>) device improves analog performance. Among the mentioned 3 different architectures, the UL2nmSiO<sub>2</sub> architecture outperforms the others in terms of electrical performance. This architecture provides a better  $I_{ON}/I_{OFF}$  ratio of  $\sim 1.14 \times 10^7$ , a lower DIBL of  $\sim 69$  mV/V, and a near-ideal SS of  $\sim 69.6$  mV/dec. In addition, Table 5.4 & Table 5.5 summarize all the essential numerical data.

Table 5.4: Overall Performance analysis of different CDGT architectures for HP applications.

Device type	R10nmSiO <sub>2</sub>		R20nmSiO <sub>2</sub>		UL2nmSiO <sub>2</sub>	
Parameter	NMOS	PMOS	NMOS	PMOS	NMOS	PMOS
$V_{TH}$ (V)	0.19 (HP)					
$I_{ON}$ (mA)	0.77	0.68	<b>1.12</b>	<b>0.99</b>	0.98	0.89
$I_{OFF}$ (nA)	8.1	3.8	14.7	6.9	<b>6.5</b>	<b>3.2</b>
$I_{ON}/I_{OFF} (\times 10^5)$	0.95	1.8	0.76	1.43	<b>1.5</b>	<b>2.8</b>
SS (mV/dec)	86	76	90	79	<b>79</b>	<b>71</b>
DIBL (mV/V)	105	77	110	82	<b>84</b>	<b>69</b>
TGF(V <sup>-1</sup> )	36.4	44.4	35.4	43.6	<b>42</b>	<b>49</b>
$V_{EA}$ (V)	1.27	1.7	1.36	1.79	<b>2.4</b>	<b>3.18</b>

Table 5.5: Overall Performance analysis of different CDGT architectures for LP applications.

Device type	R10nmSiO <sub>2</sub>		R20nmSiO <sub>2</sub>		UL2nmSiO <sub>2</sub>	
Parameter	NMOS	PMOS	NMOS	PMOS	NMOS	PMOS
$V_{TH}$ (V)	0.32 (LP)					
$I_{ON}$ (mA)	0.45	0.43	<b>0.67</b>	<b>0.64</b>	0.6	0.57
$I_{OFF}$ (nA)	0.26	0.073	0.51	0.14	<b>0.12</b>	<b>0.05</b>
$I_{ON}/I_{OFF} (\times 10^5)$	17.3	58.9	13.4	45.7	<b>50</b>	<b>114</b>
SS (mV/dec)	84	73	87	75	<b>77</b>	<b>69.6</b>
DIBL (mV/V)	105	77	110	82	<b>84</b>	<b>69</b>
TGF(V <sup>-1</sup> )	38.3	46.5	37	45.3	<b>43.5</b>	<b>54.8</b>
$V_{EA}$ (V)	1.63	2.12	1.71	2.22	<b>3.33</b>	<b>3.35</b>

### 5.3. Performance Enhancement with High-k Dielectric

The study of the above-mentioned devices (R10nmSiO<sub>2</sub>, R20nmSiO<sub>2</sub> & UL2nmSiO<sub>2</sub>) is extended by using a high-k dielectric gate material stack. The various high-k dielectric gate materials such as (Al<sub>2</sub>O<sub>3</sub>, La<sub>2</sub>O<sub>3</sub>, HfO<sub>2</sub>, etc.) have attracted the interest of many researchers

over the last two decades due to their significant potential for maintaining further downscaling in EOT (equivalent oxide thickness) with a physically thicker film and a lower gate leakage current [13]. In this study, Hf-based dielectric ( $\text{HfO}_2$ ) of 0.4 nm with relative dielectric constant ( $K$ ) = 26 as gate dielectric ( $\text{EOT} = 1\text{nm}$ ) is used. Hafnium Oxide ( $\text{HfO}_2$ ) dielectric gate material offers greater thermal stability, a higher recrystallization temperature, and an enhanced interface characteristic when compared to other gate insulator materials [137]. The Hf-based dielectric architectures are defined with  $\text{R10nmHfO}_2$  ( $\text{R1} = 10\text{ nm}$ ),  $\text{R20nmHfO}_2$  ( $\text{R1} = 20\text{ nm}$ ), and  $\text{UL2nmHfO}_2$  ( $\text{UL} = 2\text{ nm}$ ).




Fig. 5.7: Percentage improvement in performance (%) using high-k dielectric on various device metrics.

Fig. 5.7 shows the percentage of performance improvement rate for the various electrical parameters for the  $\text{HfO}_2$  based architectures when compared with their  $\text{SiO}_2$  counterparts. With the use of high-k dielectric ( $\text{HfO}_2$ ), the gate oxide thickness increases, which reduces the gate leakage currents, thereby improving the overall device performance. Fig. 5.7 clearly shows that utilizing high-k material as a gate stack enhanced the performance of various circular double gate devices. In the case of UL devices with Hf-based dielectric, the device ON current increases by about 10%, the OFF current improves by about 20%, and the I<sub>ON</sub>/I<sub>OFF</sub> improves by about 36% when compared to CDGT devices without high-k. Electrical characteristics such as SS and DIBL have been enhanced by 5% and 18%, respectively. Similarly, analog/RF metrics such as TGF & V<sub>EA</sub> are enhanced by 7% and 25%, respectively.

## 5.4. Benchmarking of CDGT device

In this section, the proposed CDGT device is benchmarked to that of existing advanced novel devices such as FinFET, NWFET, and NSFET [138]. Table 5.6 compares the performance of the proposed CDGT with the existing advanced novel devices (NMOS) at the sub 10 nm technology node. All these novel devices have identical device parameters such as gate length, doping concentrations ( $N_{S/D} = 5 \times 10^{19} \text{ cm}^{-3}$ ), supply voltage, and  $V_{TH}$  as given in Table 5.6 [138]. In this benchmarking, to make our proposed CDGT device identical with these novel structures, we adjusted the parameters to similar values.

Table 5.6: A comparison of the proposed CDGT's performance with advanced novel devices.

Device (NMOS)	FINFET [138]	NWFET [138]	Nanosheet [138]	Proposed device (CDGT)
<b>Gate length</b>	~ 12 nm	~ 12 nm	~ 12 nm	~ 12 nm
<b>Perimeter</b>	35.8 nm	20.29 nm	110 nm	~113 nm
<b>NS or Si thickness</b>			5 nm	5 nm
<b>W<sub>fin</sub>&amp;H<sub>fin</sub></b>	5.8 nm & 15 nm	-		-
<b>NW diameter</b>	-	6.46 nm	-	-
<b>N<sub>S/D</sub> doping</b>	$5 \times 10^{19} \text{ cm}^{-3}$			
<b>Threshold voltage (V)</b>	~ 0.185	~ 0.185	~ 0.185	~ 0.185
<b>I<sub>ON</sub> (μA/μm)</b>	~612	~568	~699	<b>~4923</b>
<b>I<sub>OFF</sub> (nA/μm)</b>	~7	~3	~5.7	~32
<b>I<sub>ON</sub>/I<sub>OFF</sub> (× 10<sup>5</sup>)</b>	~ 0.87	~1.9	~1.2	~1.5
<b>SS (mV/dec)</b>	~74	~65	~71	~74

In Table 5.6, the NW FET has the least  $I_{OFF}$  and SS, indicating excellent gate control among all four structures. According to Table 5.6, the proposed device CDGT has the highest normalized  $I_{ON}$  in the ON-state region compared to all other structures, which is approximately 7 times greater than the next best device i.e., NSFET. In the subthreshold region, the CDGT device has the highest  $I_{OFF}$  of the four devices compared. Despite this, the proposed CDGT device still delivers the 2nd highest  $I_{ON}/I_{OFF}$  ratio. The  $I_{ON}/I_{OFF}$  ratio of the CDGT device is 18% lower than that of the NWFET, delivering better performance and outperforming all other devices in the ON- region. Hence the proposed CDGT device is a suitable alternative for NSFET in HP applications due to its superior drive current.

Table 5.7 displays the impact of S/D doping concentration on the performance of the aforementioned devices. By increasing the S/D doping from  $5 \times 10^{19} \text{ cm}^{-3}$  to  $1.5 \times 10^{20} \text{ cm}^{-3}$ , the device ON-current can be increased, but this has an adverse influence on the sub-

threshold region. As the doping increases from  $5 \times 10^{19} \text{ cm}^{-3}$  to  $1.5 \times 10^{20} \text{ cm}^{-3}$  results in a rise in ON current by 27%, 44%, 28%, and 135% for the FinFET, NWFET, NSFET, and CDGT, respectively. The subthreshold characteristics such as  $I_{OFF}$  is increased by approximately 5.2 times, 2.1 times, 4.1 times, and 3.8 times for the FinFET, NWFET, NSFET, and CDGT, respectively. The same doping change results in  $V_{TH}$  reduction by 45 (-24%), 16 (-8.6%), 36 (-19.5%), and 39 (-21%) mV for FinFET, NWFET, NSFET, and CDGT, respectively. Similarly, the SS is increased by 8%, 3%, 7% and 8% for the FinFET, NWFET, NSFET, and CDGT, respectively.

Table 5.7: Performance comparison of CDGT device with existing novel devices at different doping concentrations.

Device (NMOS)	$N_{S/D} = 1 \times 10^{20} \text{ cm}^{-3}$				$N_{S/D} = 1.5 \times 10^{20} \text{ cm}^{-3}$			
	FinFET [138]	NW [138]	NS [138]	CDGT	FinFET [138]	NW [138]	NS [138]	CDGT
$V_{TH}$ (V)	0.158	0.176	0.164	<b>0.160</b>	0.14	0.169	0.149	<b>0.146</b>
$I_{ON}$ ( $\mu\text{A}/\mu\text{m}$ )	724	732	832	<b>8070</b>	777	819	893	<b>11592</b>
$I_{OFF}$ ( $\text{nA}/\mu\text{m}$ )	19	4.6	13.3	<b>76.5</b>	36.1	6.2	23.5	<b>121</b>
$I_{ON}/I_{OFF} (\times 10^5)$	0.38	1.6	0.63	<b>1.06</b>	0.21	1.3	0.38	<b>0.96</b>
SS (mV/dec)	77	66	74	<b>77</b>	80	67	76	<b>79</b>

From Tables 5.6 & 5.7, the device ON current is increased with increasing in S/D doping concentration (due to increase in carriers), and the proposed CDGT device provides better ON current among all. The overall device performance is compared using the ON/OFF current ratio ( $I_{ON}/I_{OFF}$ ), which reduces by -76%, -32%, -68%, and -38% for the FinFET, NWFET, NSFET, and CDGT, respectively, as the S/D doping is increased from  $5 \times 10^{19} \text{ cm}^{-3}$  to  $1.5 \times 10^{20} \text{ cm}^{-3}$ .

## 5.5. CDGT Device Scaling Performance

In the previous sections, the CDGT device performance (in terms of ON current) is optimized by increasing the inner drain radius ( $R1$ ). In this scaling analysis, instead of increasing  $R1$  to a random value, the authors increased the inner drain radius  $R1$  of the device by considering a

25% and 50% increase in the total device area. i.e., here, optimizing the device performance by increasing the effective width of the device (area) for LP applications.




Fig. 5.8:  $I_{DS}$ - $V_{GS}$  characteristics for the 10 nm gate length with different inner radii  $R1 = 10$  nm, 13.5 nm, and 17 nm, on both linear (right) and logarithmic (left) scales, at high  $V_{DS} = 0.75$  V.

Initially, the drain radius is considered as  $R1 = L = 10$  nm. It is increased to  $\sim 13.5$  nm (by considering 25 % area increment), and it is further increased to  $\sim 17$  nm (by considering 50 % area increment). Fig. 5.8 shows the  $I_{DS}$ - $V_{GS}$  characteristics for  $V_{DS} = 0.75$  V of both NMOS and PMOS devices with three different inner drain radii. Fig. 5.9 shows both ON current and  $I_{ON}/I_{OFF}$  comparison of CDGT devices at different inner drain radii.

From Fig. 5.9, as the inner drain radius ( $R1$ ) increased from 10 nm to 13.5 nm, the device ON current will increase from  $\sim 0.453$  mA to  $\sim 0.535$  mA. Further, it will be increased to  $\sim 0.626$  mA, when  $R1$  is increased to 17 nm. This is due to the increase in device effective width & average circumference as  $R1$  increases. i.e., as the device area is increased by 25 %, the ON current is improved by  $\sim 19$  percent, and further, it is improved by 39 percent when the area is increased by 50 %, along with keeping subthreshold characteristics in the same order. However, there is a marginal decrement in the overall  $I_{ON} / I_{OFF}$  ratio as the drain radius is increased from 10 nm to 17 nm which follows the same trend as given by the reference [97].




Fig. 5.9: Comparison of ON current and  $I_{ON}/I_{OFF}$  ratios at 10 nm node.

Further, the comparison of the CDT device with different inner drain radii,  $R1 = 10$  nm,  $13.5$  nm &  $17$  nm in terms of electrical parameters such as variation in  $V_{TH}$ , device  $I_{ON}$ ,  $I_{OFF}$ , the overall  $I_{ON}/I_{OFF}$  ratio, DIBL, and SS are tabulated in Table 5.8. From the Table 5.8, it is noticed that, as the drain radius increases from  $10$  nm to  $17$  nm, the OFF state leakage current slightly increases, which is still under the acceptable range of less than  $1$  nA [139] [140] and also provides improved ON current for LP applications. It can be compensated by using the underlap concept, as discussed in an earlier section.

Table 5.8: Electrical characteristics comparison of CDT with different inner radii at 10 nm node.

Device type	$R1 = 10$ nm		$R1 = 13.5$ nm ( $\blacktriangle$ 25% area)		$R1 = 17$ nm ( $\blacktriangle$ 50% area)	
	NMOS	PMOS	NMOS	PMOS	NMOS	PMOS
Threshold Voltage ( $V_{TH}$ )	0.32	-0.32	0.317	-0.3184	0.3153	-0.3166
$I_{ON}$ (mA)	0.452	0.300	0.535	0.357	<b>0.626</b>	<b>0.423</b>
$I_{OFF}$ (nA)	0.262	0.38	0.374	0.546	0.493	0.73
$I_{ON}/I_{OFF}$ ( $\times 10^6$ )	1.73	0.786	1.43	0.654	1.27	0.584
DIBL (mV/V)	~105	~114	~108	~116.9	~112	~120.5
SS (mV/dec)	~85	~88	~86	~89	~87	~90

### 5.5.1. Technology Node (7 nm)




Fig. 5.10:  $I_{DS}$ - $V_{GS}$  characteristics for the 10 nm gate length with different inner radii  $R_1 = 7$  nm, 9.5 nm, and 11.9 nm, on both linear (right) and logarithmic (left) scales, at high  $V_{DS} = 0.7$  V.




Fig. 5.11: Comparison of ON current and  $I_{ON}/I_{OFF}$  ratios at 7 nm node.

The analysis is extended to future technology nodes such as 7 nm and 5 nm using the same concept and followed the IRDS rules. According to IRDS regulations [139], considered a  $V_{TH}$  of around (360 mV) and a supply voltage of about 0.7 V at the 7 nm technology node. Similarly, at the 5 nm technology node, these values are (324 mV) and 0.65 V respectively. To match these threshold voltages at different technology nodes, the metal gate work function is tuned accordingly. However, EOT is considered to be 1 nm at both technology nodes.

At this node, initially, considered the drain radius as  $R1 = L = 7$  nm. It is increased to  $\sim 9.5$  nm (by considering 25 % area increment), and it is further increased to  $\sim 11.9$  nm (by considering 50 % area increment). Fig. 5.10 displays the  $I_{DS}$ – $V_{GS}$  characteristics for a high drain to source voltage ( $V_{DS} = 0.7$  V) of both NMOS and PMOS devices with three different inner drain radii. Fig. 5.11 shows both ON current and  $I_{ON}/I_{OFF}$  comparison of CDGT devices at different inner drain radii.

Similar to the 10 nm node from Fig. 5.11, as the inner drain radius ( $R1$ ) is increased from 7 nm to 9.5 nm, the device ON current will increase from  $\sim 0.145$  mA to  $\sim 0.178$  mA. Further, it will be increased to  $\sim 0.208$  mA, when  $R1$  is increased to 17 nm. i.e., as the device area increased to 25 % ( $R1 = 9.5$  nm), the ON current improved by  $\sim 22$  %, and further it is improved by 43 % when the area is increased by 50 % ( $R1 = 11.9$  nm).

Table 5.9: Electrical comparison of CDGT with different inner radii at 7 nm node.

Device type	$R1 = 7$ nm		$R1 = 9.5$ nm ( $\Delta$ 25% area)		$R1 = 11.9$ nm ( $\Delta$ 50% area)	
Parameter	NMOS	PMOS	NMOS	PMOS	NMOS	PMOS
<b>Threshold Voltage (<math>V_{TH}</math>)</b>	0.36	-0.36	0.355	-0.357	0.351	-0.352
<b><math>I_{ON}</math> (mA)</b>	0.145	0.104	0.178	0.125	<b>0.208</b>	<b>0.151</b>
<b><math>I_{OFF}</math> (nA)</b>	0.347	0.498	0.547	0.767	0.792	1.1
<b><math>I_{ON}/I_{OFF} (\times 10^6)</math></b>	0.417	0.21	0.326	0.163	0.263	0.137
<b>DIBL (mV/V)</b>	$\sim 166$	$\sim 173$	$\sim 175$	$\sim 179$	$\sim 183$	$\sim 187$
<b>SS (mV/dec)</b>	$\sim 100$	$\sim 105$	$\sim 102$	$\sim 106.7$	$\sim 103.3$	$\sim 108$

The comparison of the CDGT device with different inner drain radii,  $R1 = 7$  nm, 9.5 nm & 11.9 nm in terms of electrical parameters such as variation in  $V_{TH}$ ,  $I_{ON}$ ,  $I_{OFF}$ , the overall  $I_{ON}/I_{OFF}$  ratio, DIBL, and SS are tabulated in Table 5.9. From Table 5.9, can be said that as inner drain radius increases the device threshold voltage reduces thus increasing both ON and OFF current.

### 5.5.2. Technology Node (5 nm)




Fig. 5.12:  $I_{DS}$ - $V_{GS}$  characteristics for the 10 nm gate length with different inner radii  $R_1 = 5 \text{ nm}$ ,  $6.75 \text{ nm}$ , and  $8.5 \text{ nm}$ , on both logarithmic (left) and linear (right) scales, at high  $V_{DS} = 0.65 \text{ V}$ .




Fig. 5.13: Comparison of ON current and  $I_{ON}/I_{OFF}$  ratios at 5 nm node.

At this node, initially, considered the drain radius as  $R_1 = L = 5$  nm. It is increased to  $\sim 6.75$  nm (by considering 25 % area increment), and it is further increased to  $\sim 8.5$  nm (by considering 50 % area increment). Fig. 5.12 shows the  $I_{DS}$ – $V_{GS}$  characteristics for a high drain to source voltage ( $V_{DS} = 0.65$  V) of both NMOS and PMOS devices with three different inner drain radii. Fig. 5.13 shows both ON current and  $I_{ON}/I_{OFF}$  comparison of CDGT devices at different inner drain radii.

Similar to the 10 nm node from Fig. 5.13, as the inner drain radius ( $R_1$ ) increased from 5 nm to 6.75 nm, the device ON current will increase from  $\sim 8.4 \times 10^5$  to  $\sim 10.6 \times 10^5$ . Further, it will be increased to  $\sim 12.2 \times 10^5$ , when  $R_1$  is increased to 8.5 nm. i.e., as the device area increased to 25 % ( $R_1 = 9.5$  nm), the ON current improved by  $\sim 26$  %, and further, it is improved by 45 % when the area is increased by 50 % ( $R_1 = 8.5$  nm).

The comparison of the CDGT device with different inner drain radii,  $R_1 = 5$  nm, 6.75 nm & 8.5 nm in terms of electrical parameters such as variation in  $V_{TH}$ ,  $I_{ON}$ ,  $I_{OFF}$ , the overall  $I_{ON}/I_{OFF}$  ratio, DIBL, and SS are tabulated in Table 5.10. From Table 5.10, as inner drain radius increases the device threshold voltage reduces and thus increasing both ON and OFF current.

Table 5.10: Electrical characteristics comparison of CDGT with different inner radii at 5 nm node.

Device type	$R_1 = 5$ nm		$R_1 = 6.75$ nm ( $\Delta$ 25% area)		$R_1 = 8.5$ nm ( $\Delta$ 50 % area)	
Parameter	NMOS	PMOS	NMOS	PMOS	NMOS	PMOS
<b>Threshold Voltage (<math>V_{TH}</math>) (V)</b>	0.324	-0.324	0.313	-0.3164	0.3046	-0.306
<b><math>I_{ON}</math> (mA)</b>	0.084	0.059	0.106	0.074	<b>0.122</b>	<b>0.094</b>
<b><math>I_{OFF}</math> (nA)</b>	2.12	2.6	3.38	4.15	5.43	6.43
<b><math>I_{ON}/I_{OFF} (\times 10^4)</math></b>	3.96	2.28	3.14	1.79	2.244	1.47
<b>DIBL (mV/V)</b>	$\sim 224$	$\sim 227$	$\sim 238$	$\sim 241$	$\sim 251$	$\sim 254$
<b>SS (mV/dec)</b>	$\sim 116.6$	$\sim 120.5$	$\sim 118.2$	$\sim 123$	$\sim 120$	$\sim 124.2$

With the above analysis, we can say that the device performance is improved further in terms of ON current by increasing inner drain radius, when the device is further scaled down to future technology nodes such as 7 nm and 5 nm.

## 5.6. Impact of Geometrical Variations on CDGT Performance

The performance of CDGT is analyzed further by changing the CDGT physical dimensions such as gate length and thickness of the active silicon film. The length of the gate scaled from 20 nm to 10 nm and silicon film thickness increased from 5 nm to 8 nm during this analysis.

### 5.6.1. Gate Length (L)




Fig. 5.14: Electrical behavior of CDGT for various gate lengths, (a) ON current (b) Switching ratio and  $V_{TH}$  of proposed CDGT devices.

During this gate length variation analysis, the drain length (R1) of 20 nm, and source length (R3 – R2) of 20 nm have been considered throughout this analysis. During this study, we have considered IRDS 2017 projections [27] for various specifications such as the gate length (L), device threshold voltage ( $V_{TH}$ ), and supply voltage ( $V_{DD}$ ) for LP applications. As per the variation in gate length the device area has been changed in terms of radiiuses as  $R2 = R1 + L$  and  $R3 = R2 + L = R1 + 2L$ .

Fig. 5.14 shows electrical characteristics of proposed CDGT device with variation in gate length (L) at 7 nm technology node. From Fig. 5.14 (a) it is found that as the L is scaled down from 20 nm to 12 nm the device leakage current ( $I_{OFF}$ ) increases because of less controllability of the gate over the channel. The decrease in gate length the SCEs dominates due to several factors such as charge sharing mechanisms, etc. However, the ON current ( $I_{ON}$ ) increases with scaling effect due to decreased effective gate length leading to less electron tunneling distance from source to drain.

Fig. 5.14 (b) shows variations in both ON to OFF current ratio ( $I_{ON}/I_{OFF}$ ) and threshold voltage ( $V_{TH}$ ) with gate length scaling of a proposed CDGT device. As the device is scaled down (gate length is reducing), the  $V_{TH}$  of the device decreases due to the dominant SCEs as shown in Fig. 5.14(b). The  $V_{TH}$  roll-off of 17.7% observed for the proposed device when the L is scaled down from 20 nm to 12 nm. The  $I_{ON}/I_{OFF}$  ratio falls with scaling of gate length in Fig. 5.14 (b) due to less gate control over the channel. The  $I_{ON}/I_{OFF}$  ratio determines the performance capability of the device as well as the possibility of future scaling for lower technology nodes. In Fig. 5.14 (b) it is clearly visible that as the device gate length is scaled down from 20 nm to 10 nm, the  $I_{ON}/I_{OFF}$  ratio is still greater than  $10^6$ . Further, the impact of device scaling on CDGT device electrical performance is shown in Table 5.11 in detail.

Table 5.11: Performance comparison of proposed CDGT with different gate lengths.

Gate Length (L)	20 nm		18 nm		14 nm		12 nm	
	NMOS	PMOS	NMOS	PMOS	NMOS	PMOS	NMOS	PMOS
$V_{TH}$ (V)	0.36	0.36	0.352	0.351	0.322	0.32	0.296	0.295
$I_{ON}$ (mA)	0.56	0.341	0.59	0.362	0.66	0.422	0.71	0.454
$I_{OFF}$ (pA)	5.97	9	11.4	17.9	85.6	144	380	630
$I_{ON}/I_{OFF} (\times 10^6)$	92.7	37.9	51.5	20.2	7.7	2.94	1.86	0.72
$SS$ (mV/dec)	68.4	69.6	69.4	71.3	75.2	78.2	79.9	84.4
$DIBL$ (mV/V)	38.8	43.7	45.8	51.3	70.7	79.7	92.8	104.3

### 5.6.2. Silicon film thickness ( $T_{si}$ )

In this analysis, we have extracted the electrical characteristics by varying the thickness of the active silicon film while keeping other parameters at identical values. Fig. 5.15 shows electrical characteristics of proposed CDGT device with variation in Silicon film thickness ( $T_{si}$ ) at 7 nm technology node.




Fig. 5.15: Electrical behavior of CDGT with  $T_{si}$  variations, (a)  $I_{DS}$  -  $V_{GS}$  (b) ON current and  $V_{TH}$  (c) SS of proposed CDGT devices.

From Fig. 5.15 (a), it can be observed that an increase in  $T_{si}$  from 5 nm to 8 nm leads to an increase in the  $I_{ON}$  of the proposed CDGT due to the increase in the effective channel width. Similar to the ON current, an increase in the OFF current is also noticed because the gate loses its control over the channel when the channel thickness increases, leading to more leakages in the device. These leakages increase the  $I_{OFF}$  of the device.

Fig. 5.15 (b) shows variations in both  $I_{ON}$  and threshold voltage ( $V_{TH}$ ) with variation in  $T_{si}$  of a proposed CDGT device. As the  $T_{si}$  increases, from Fig. 5.15 (b), it can be seen that the threshold voltage decreases as the gate loses control over the channel. The  $V_{TH}$  roll-off of 19% is noticed for the proposed device when the  $T_{si}$  is increased from 5 nm to 8 nm. From Fig. 5.15 (b), the  $I_{ON}$  increases more than 40 % as the  $T_{si}$  is changed from 5 nm to 8 nm due to increment in effective width of the channel. Further, the impact of variation in thickness on proposed CDGT device electrical performance is shown in Table 5.12 in detail. In Table 5.12, it is clearly visible that as the  $T_{si}$  increased from 5 nm to 8 nm, the  $I_{ON}/I_{OFF}$  ratio is still greater than  $10^6$ . An  $I_{ON}/I_{OFF}$  ratio greater than  $10^6$  is observed in both Table 5.11 and Table 5.12, which is within an acceptable range, that is, the scaling effect of variation in  $L$  and  $T_{si}$  is minimal. Hence the proposed CDGT device is well suited for low technology nodes with high ON current for LP applications.

Table 5.12: A comparative analysis of proposed CDGT for various thicknesses ( $T_{si}$ ).

Silicon film thickness ( $T_{si}$ )	5 nm		6 nm		7 nm		8 nm	
	NMOS	PMOS	NMOS	PMOS	NMOS	PMOS	NMOS	PMOS
$V_{TH}$ (V)	0.36	0.36	0.338	0.336	0.315	0.312	0.29	0.288
$I_{ON}$ (mA)	0.56	0.341	0.64	0.394	0.72	0.44	0.8	0.484
$I_{OFF}$ (pA)	5.97	9	17.1	27	49.7	80.1	147	236
$I_{ON}/I_{OFF} (\times 10^6)$	92.7	37.9	37.5	14.6	14.5	5.5	5.4	2.06
$SS$ (mV/dec)	68.4	69.6	69.5	71.5	71.4	73.9	74	77
$DIBL$ (mV/V)	38.8	43.7	49	54.3	60.8	67.3	74.9	82.1

## 5.7. Circular Nanosheet MOSFETs (C- NSFETs)

Over the past few decades, semiconductor technology has emerged as the driving force behind computing hardware. Further, over the past decade, the FinFET technology has gradually come to dominate the semiconductor market [141]. The power, density, and performance requirements for this technology continue to scale, but not quickly enough. New advancements are still needed to create faster more potent artificial intelligence hardware.

For more than a decade, researchers have been working on GAA transistors, and the device structure has emerged from a single nanowire to a stacked nanosheet (NS). Because of the stacking process, NSFETs outperform standard GAA structures in terms of performance, drive currents, and process efficiency. As a result, NSFET is becoming the most popular candidate for future devices [39][80].

The increased  $W_{EFF}$  in NSFETs enables greater current drivability in a similar footprint while maintaining superior electrostatics. The NSFETs can also vary the drain currents by changing the NS width, enabling the design of CMOS-compatible layouts. Similar to an NW, but with a wider width, NSFETs exhibit improved device performance levels and better control over leakage current [142]. Because of its higher footprint density and improved electrostatic control in GAA, NS offers a better power-performance design point [143].

With the advantages of both NSFETs and Circular geometry, in this section, a new structure called Circular NSFETs (C-NSFETs) is proposed at sub 10 nm technology node with an internal silicon pad as a drain. Further, extended this work in terms of stacked C-NSFETs like 2 sheets, 3 sheets, and 4 sheets and compare their electrical performance for both N-type & P-type MOSFETs.

### 5.7.1. Device Structure and Fabrication Process

The concept of 3-D C-NSFETs with relevant dimensional parameters is shown in Fig. 5.16. After removing the passivation oxide layer from Fig. 5.16 (a), the corresponding 3D view of the proposed C-NSFET is shown in Fig. 5.16 (b) along with the relevant layers. Here, all these structures are created by Gds2mesh (layout & process flow files as input), and the corresponding layout structure is shown in Fig. 5.16 (c). In Fig. 5.16 (c), the area of circular sheet with radius R1 is defined as drain region, the area between R2 and R1 is defined as gate or channel region, and finally the area with outer ring between R3 and R2 is defined as the

source region. As a result, the C-NSFETs technology node or gate length is  $L = R_2 - R_1$ . The 2D view of C-NSFET with doping profiles is shown in Fig. 5.16 (d) obtained across the cutline AA' of Fig. 5.16 (c). Some of the essential device parameters used in the device creation and simulation study of the C-NSFETs is given in Table 5.13.




Fig. 5.16: (a) 3-D design view of Circular Nanosheet FET, (b) C-NSFET after removing passivation layer, (c) layout of C-NSFET, (d) 2D cut view of C-NSFET across the AA' cutline with doping profiles.

Table 5.13: Geometrical details of C-NSFETs devices used in the simulation.

Device type	C-NSFET	
Parameter	NMOS	PMOS
Gate Length (L or L <sub>g</sub> )		10 nm
T <sub>ox</sub>		1 nm
S/D thickness		5 nm
Gate thickness		5 nm
Nanosheet film thickness (T <sub>ch</sub> )		5 nm
Source/ Drain doping (cm <sup>-3</sup> )	$1 \times 10^{20}$	
V <sub>DD</sub>   (V)	0.75	

The 2D view of the fabrication process of the proposed C-NSFET is shown in Fig. 5.17. To attain greater package densities, the C-NSFET fabrication technique, as shown in Fig. 5.17, utilizes a self-aligned fabrication procedure similar to the CDGT fabrication process discussed in Chapter 4. In this fabrication process, to achieve high performance, the alternative wafer bonding technique [144] can be used in step (d) of the fabrication process. In Fig. 5.17, the isolation oxide is shown up to the top metal gate.




Fig. 5.17: Fabrication process of proposed C-NSFET in 2D view, (a) Thermal oxidation of bulk silicon, (b) lithography & RIE bottom gate cavities, (c) Deposition of bottom metal gate& RIE, (d) Active Silicon island deposition &patterning, (e) Oxidation of the top gate, metal gate deposition and doping (f) Silicidation, deposit metal and RIE etch.

### 5.7.2. Simulation Methodology

C-NSFETs were designed using Gds2mesh and simulated using Genius 3D device simulator at a 10 nm technology node. During the performance analysis of the C-NSFET device at the 10 nm technology node, the same simulation setup which is discussed in Chapter 3 for HP applications is used. In this work, to match the threshold voltage for both NMOS & PMOS devices with IRDS 2017 projections [139] (using the constant-current technique), the authors modified the metal gate work function. To maintain the device threshold voltage to 0.19 V for HP applications, the authors adjusted the metal gate work function to 4.53 eV for the NMOS device & 4.71 eV for the PMOS device.




Fig. 5.18: (a)  $I_{DS}$ - $V_{GS}$  of C-NSFETs for both N-type & P-type devices for  $L_G=10 \text{ nm}$ , corresponding  $V_{TH}$  values given in legend, (b)  $I_{DS}$  - $V_{DS}$  of C-NSFETs for both NMOS & PMOS devices.

Fig. 5.18 shows the simulation results of the C-NSFET for both NMOS & PMOS devices with the calibrated setup. Fig. 5.18 (a) shows  $I_{DS}$ - $V_{GS}$  characteristics of C-NSFET after tuning the metal gate work function to match the  $V_{TH}$  ( $\sim 0.19V$ ) at higher drain-to-source voltage

$V_{DS}=0.75V$ . Fig. 5.18 (b) shows the corresponding  $I_{DS}$  -  $V_{DS}$  characteristics. In Fig. 5.18, it can be observed that the proposed C-NSFET shows good electrical characteristics in terms of device ON current in the order of mA (NMOS:  $\sim 1.26$  mA; PMOS:  $\sim 0.75$  mA), device leakage currents in the order of nanoamps (NMOS:  $\sim 5.7$  nA; P-type:  $\sim 7.1$  nA),  $I_{ON}/I_{OFF}$  ratio greater than  $10^5$  (NMOS:  $\sim 2.2 \times 10^5$ ; PMOS:  $\sim 1.06 \times 10^5$ ), SS of about (NMOS:  $\sim 82$  mV/dec; PMOS:  $\sim 86$  mV/dec), and DIBL of about (NMOS:  $\sim 105$  mV/V; PMOS:  $\sim 113$  mV/V).

Table 5.14 shows the performance comparison of the proposed C-NSFET with the existing advanced novel structures, such as FINFET, NWFET, and NSFET [138] at sub 10 nm technology node for NMOS devices. All these devices have identical doping concentrations, EOT, and supply voltages. The doping concentration in source/drain regions is  $1 \times 10^{20} \text{ cm}^{-3}$ , and the channel/substrate doping concentration is  $1 \times 10^{15} \text{ cm}^{-3}$ , EOT of 1 nm ( $\text{SiO}_2$ ) and supply voltage of 0.7V have been considered. During this analysis, the device parameters are adjusted to similar values to make an identical comparison with these novel structures. The  $I_{OFF}$  is taken at  $V_{GS} = 0$  V, and the device  $I_{ON}$  at  $V_{GS} = V_{DS} = 0.7$  V. From Table 5.14, it can be noticed that the proposed device C-NSFET provides the highest normalized drive current compared to all other structures, and which is about approximately 14 times more than the next best NSFET. Because of its superior drive current, it is benchmarked for HP applications.

Table 5.14: Performance analysis of proposed C-NSFET with existing novel structures.

Device (NMOS)	Simulated FINFET [138]	Simulated NWFET [138]	Simulated Nanosheet [138]	Proposed C-NSFET
<b>Gate length</b>	$\sim 12$ nm	$\sim 12$ nm	$\sim 12$ nm	$\sim 10$ nm
<b>Threshold voltage (V)</b>	$\sim 0.158$	$\sim 0.176$	$\sim 0.164$	$\sim 0.176$
<b><math>I_{ON}</math> (<math>\mu\text{A}/\mu\text{m}</math>)</b>	$\sim 724$	$\sim 732$	$\sim 832$	<b><math>\sim 11648</math></b>
<b><math>I_{OFF}</math> (<math>\text{nA}/\mu\text{m}</math>)</b>	$\sim 19$	$\sim 4.6$	$\sim 13.3$	$\sim 88.3$
<b><math>I_{ON}/I_{OFF} (\times 10^5)</math></b>	$\sim 0.38$	$\sim 1.6$	$\sim 0.63$	$\sim 1.32$
<b>SS (mV/dec)</b>	$\sim 77$	$\sim 66$	$\sim 74$	$\sim 84.7$

## 5.8. Stacked Circular Nanosheet MOSFET (SC-NSFETs)

To further improve the device drive current for HP applications, a novel circular stacked Nanosheet concept, i.e., stacking of NSs (2-sheet, 3-sheet, and 4-sheet) with circular layout geometry is proposed. Fig. 5.19 shows the stacked circular NSFETs (SC-NSFETs). In this

Fig. 5.19, the thickness of each Nanosheet is considered as 5 nm. In these SC-NSFETs, all Nanosheets are stacked vertically with 7 nm spacing between them (1nm  $\text{SiO}_2$  + 5nm gate thickness +1nm  $\text{SiO}_2$ ). Table 5.15 summarizes all the geometrical parameters of the SC-NSFETs during the device creation & simulation. All these stacked structures are likewise formed using the same layout (Fig. 5.16 (c)), along with a modified process file to account for multiple Nanosheets.




Fig. 5.19: 3-D schematic view of stacked Circular Nanosheet FET, (a) 2-sheet (b) 3-sheet, (c) 4-sheet C-NSFETs.

Table 5.15: Geometrical parameters for 10-nm node SC-NSFETs.

Geometrical parameters	NMOS	PMOS
Gate length ( $L_G$ )	10 nm	
No. of Nanosheets (NS)	2, 3, 4	
NS thickness ( $T_{ch}$ )	5 nm	
NS spacing ( $T_{sp}$ )	7 nm	
Gate thickness ( $T_G$ )	5 nm	
Gate dielectric thickness ( $T_{ox}$ )	1 nm	
Source/Drain doping	$1 \times 10^{20} \text{ cm}^{-3}$	
Channel doping	$1 \times 10^{15} \text{ cm}^{-3}$	

For these multiple stacked circular Nanosheets (Fig. 5.19), the calibrated simulation setup given in section 3 is utilized. To further understand the benefits of stacked structures, examined these stacked devices in terms of device-level FoM, such as device  $I_{ON}$ ,  $I_{OFF}$ , and  $I_{ON}/I_{OFF}$  ratio. These multiple stacked circular NS devices were employed with the same work functions (NMOS: 4.53 eV; PMOS: 4.71 eV) that were given in section 5.7.2. The constant current approach is used to extract the device  $V_{TH}$  at  $I_{DS} = \text{NS} \times (W/L_G) \times 10^{-7} \text{ A}$ . Where NS = number of Nanosheets.




Fig. 5.20: (a)  $I_{DS}$ - $V_{GS}$  of stacked C-NSFETs, (b)  $I_{DS}$  - $V_{DS}$  of stacked C-NSFETs ON current comparison of different stacked C-NSFETs for both NMOS & PMOS devices.

Fig. 5.20 shows the electrical characteristics of different SC-NSFETs for both NMOS & PMOS devices. Fig. 5.20 (a) depicts the change in transfer characteristics as the number of Nanosheets increases from one to four at high  $V_{DS} = 0.75\text{ V}$ . Fig. 5.20 (b) shows the output characteristics  $I_{DS}$  –  $V_{DS}$  curves of stacked (1 to 4) circular NSFETs at  $V_{GS} = 0.75\text{ V}$ . From Fig. 5.20, it can be said the drive current in the four sheets circular MOSFET is nearly four

times that of the single sheet circular MOSFET. i.e., as the number of sheets increases, the effective width increases with the same footprint, thus improving device drive current.




Fig. 5.21: (a) ON current comparison of different stacked C-NSFETs, (b) OFF current comparison of different stacked C-NSFETs for both NMOS & PMOS devices.

Other key metrics derived from electrical characteristics include  $I_{ON}$ ,  $I_{OFF}$ , SS, DIBL, and  $V_{TH}$ . Fig. 5.21 shows device ON & OFF current comparison of different SC-NSFETs for both NMOS & PMOS FETs. It should be noted that the  $I_{ON}$  and  $I_{OFF}$  currents increase as the number of circular nanosheets increases although the  $I_{ON}$  /  $I_{OFF}$  ratio is almost constant (NMOS:  $\sim 2.3 \times 10^5$ ; PMOS:  $\sim 1.2 \times 10^5$ ) at high  $V_{DS} = 0.75$  V. The stacked C-NSFET has a larger saturation current than a single C-NSFET because it has more electron conducting channels, greater mobility, and reduced S/D parasitic resistance. Similarly, C-NSFETs have greater  $I_{OFF}$  owing to their higher effective width due to multiple sheets. With this new

concept like stacking of circular nanosheets, a very high drive current is achieved. As the stacking of sheets increased from one to four, the device ON current is increased from  $\sim 1.26$  mA to  $\sim 4.9$  mA for N-type devices. Further, the comparison of different SC-NSFETs is tabulated in Table 5.16. Even when the number of nanosheets is increased to four, the SS, DIBL, and  $V_{TH}$  are found to be almost same. For NMOS devices, these values are respectively  $\sim 82$  mV/dec,  $\sim 105$  mV/V, and  $\sim |0.19V|$ . Similarly, for PMOS devices  $\sim 86$  mV/dec,  $\sim 113$  mV/V, and  $\sim |-0.19V|$  respectively.

Table 5.16: Performance analysis of SC-NSFETs.

Device type	1-sheet		2-sheet		3-sheet		4-sheet	
Parameter	NMOS	PMOS	NMOS	PMOS	NMOS	PMOS	NMOS	PMOS
$V_{TH}$ (V)	0.19 (HP)							
$I_{ON}$ (mA)	1.26	0.75	2.5	1.47	3.72	2.12	4.9	2.86
$I_{OFF}$ (nA)	5.7	7.1	1.12	1.34	1.64	1.87	2.1	2.33
$I_{ON}/I_{OFF}$ ( $\times 10^5$ )	2.21	1.06	2.23	1.09	2.27	1.13	2.33	1.22
SS (mV/dec)	85	86	84	85.3	83.6	84.7	83.2	84
DIBL (mV/V)	105	115.3	104.8	112.7	104.6	111.7	103.8	110.6

The above analysis shows that SC-NSFETs give improved electrical performance, with an ON/OFF current ratio of more than  $10^5$ , and a very excellent drive current of nearly 5 mA with similar foot-print. These novel SC-NSFETs are a suitable alternative technology for building high-current-rate integrated circuits, such as current drivers and power stages, while reducing the die size and chip cost for future scalability.

## 5.9. Summary

In this chapter, the CDGT with inner radius  $R_1 = 10$  nm & 20 nm are proposed at the sub 10 nm technology node for LP & HP applications and extracted the DC, analog/RF parameters. Among these, the CDGT device with  $R_1 = 20$  nm provides a better ON current. These architectures have a significant DIBL, which results in a low  $I_{ON}/I_{OFF}$  ratio. To optimize the performance of the CDGT device underlap structures are explored. The introduction of the underlapping concept to the CDGT device with inner radius  $R_1 = 20$  nm lowers leakage currents. CDGT with both  $R_1 = 20$  nm & underlap length of 2 nm has the best  $I_{ON}/I_{OFF}$  ratio. In addition, the behavior of several CDGT architectures with high  $-k$  dielectric used as a gate stack are investigated. It enhances the overall electrical characteristics of the device as well as the analog/RF performance. Benchmarked the CDGT device's ON current relative to its area

to provide suggestions for the future development of multi-gate silicon technology nodes. Finally, the proposed C-NSFETs at 10 nm gate length for both NMOS & PMOS devices are analyzed for their electrical performance for HP applications. Furthermore, a novel device is proposed with the stacking of multiple Nanosheets in circular layout geometry.

# Chapter-6

## 6. Circuit Performance and Radiation Effects analysis of Circular MOSFETs

In Chapter 4 and 5, the detailed device level performance analysis of different circular MOSFETs is presented. Several design metrics such as DC characteristics ( $I_{ON}$ ,  $I_{OFF}$ ,  $I_{ON}/I_{OFF}$  ratio, DIBL, and SS), and analog/RF characteristics (TGF,  $g_m$ ,  $V_{EA}$ , and  $g_d$ ) were considered during this analysis. The impact of different device, process, and material level variations such as raised S/D topologies, junctionless mode of operation, underlap concept, and use of high -  $k$  dielectric materials are analyzed on the best device (CDGT).

The detailed circuit performance analysis of different circular MOSFETs are explored in this chapter. Initially, the circuit performances of several circular MOSFETs which are already described in Chapter 4 at the 30 nm technology node are investigated by analyzing the dynamic CMOS inverter behaviour. In the analysis of CMOS inverter performance, the propagation delays of different circular MOSFETs are estimated with the help of parasitic capacitances by using the effective current model [145] [146] [147]. Furthermore, at the sub 10 nm technology nodes, the inverter circuit performance of CSGT and CDGT devices is analyzed using the transient simulation. The Static Noise Margin (SNM) levels, DC response, transient response, and propagation delays are under consideration during the comparison of these circular MOSFETs. Additionally, this chapter explores the impact of radiation on the device and circuit performance, including TID effects and SEE effects.

### 6.1. Circuit Performance Analysis of Circular MOSFETs

#### 6.1.1. Inverter Performance Analysis at 30 nm Technology Node

In Chapter 4, the performance of different circular MOSFETs at 30 nm technology node are evaluated. The circuit performance of these circular MOSFETs such as CSGT, CDGT, raised ‘both’ CDGT and raised ‘both’ CDGT JL device ( $1 \times 10^{18} \text{ cm}^{-3}$ ) are examined in this analysis. Here, the authors investigated the propagation delay ( $T_d$  or  $t_p$ ) performance of the above-mentioned structures using a two-stage inverter with FO1 delay, as shown in Fig. 6.1.




Fig. 6.1: Schematic view of a two-stage inverter.

The inverter delay of the CMOS is extracted from transient simulations or obtained using the effective drive current model given by eq. (6.1) [145], where  $V_{DD}$  is the supply voltage.

$$T_d = 0.5 C_L \times \frac{V_{DD}}{I_{eff}} \quad (6.1)$$

Where,  $I_{\text{eff}}$  is the effective drive current and it is defined as by eq. (6.2) [146],

$$I_{eff} = (I_H + I_M + I_L)/3 \quad (6.2)$$

Here,  $I_H$  is the drain current ( $I_{DS}$ ) when the supply voltage of  $V_{DS} = 0.5V_{DD}$  and  $V_{GS} = V_{DD}$ .  $I_M$  is the drain current ( $I_{DS}$ ) when the supply voltage of  $V_{DS} = 0.75V_{DD}$  and  $V_{GS} = 0.75V_{DD}$ .  $I_L$  is the drain current ( $I_{DS}$ ) when the supply voltage of  $V_{DS} = V_{DD}$  and  $V_{GS} = 0.5V_{DD}$  [146]. These currents are extracted from the respective voltage-current characteristics.  $C_L$  is the load capacitance of the first-stage inverter at the node denoted by ‘OUT.’ The value of  $C_L$  is evaluated from the parasitic first-stage (Miller-amplified) output and the input capacitance of the second stage according to eq. (6.3), where  $M$  is Miller’s coefficient and is considered to be 1.5 [73].

$$C_L = MC_M + C_{IN} \quad (6.3)$$

$C_{IN2}$  is determined from the weighted distribution of PMOS and NMOS during the input transitions of the ON- and OFF-state capacitances. For example, during the output fall

transition to  $0.5V_{DD}$ , the transistor p2 remains in the ON state, and n2 changes from OFF to ON. Similar to this, the transistor p2 turns on during the output-rise transition to 50% of  $V_{DD}$  while n2 stays in the ON state position. Thus, in both cases, the OFF to ON ratio 0.25:0.75 [146] [73] [148] can be used to obtain  $C_{IN2}$ , as described in eq. (6.4).

$$C_{IN2} = 0.25C_{G\_OFF} + 0.75C_{G\_ON} \quad (6.4)$$

Here,  $C_M$ ,  $C_{G\_OFF}$ , and  $C_{G\_ON}$  are expressed as follows.

$$C_M = C_{GD\_OFF}(PMOS) + C_{GD\_OFF}(NMOS) \quad (6.5)$$

$$C_{G\_OFF} = C_{G\_OFF}(PMOS) + C_{G\_OFF}(NMOS) \quad (6.6)$$

$$C_{G\_ON} = C_{G\_ON}(PMOS) + C_{G\_ON}(NMOS) \quad (6.7)$$

As per the eq. (6.1), the propagation delays of high-to-low transition ( $t_{pHL}$ ) and low-to-high transition ( $t_{pLH}$ ) are expressed as follows.

$$t_{pHL} = 0.5 C_L \times \frac{V_{DD}}{I_{eff}(NMOS)} \quad (6.8)$$

$$t_{pLH} = 0.5 C_L \times \frac{V_{DD}}{I_{eff}(PMOS)} \quad (6.9)$$




Fig. 6.2: Delay characteristics of different circular MOSFETs.

In Fig. 6.2, the authors show the calculated inverter delay for the several types of circular MOSFET mentioned above. Among these circular MOSFETs, the CDGT SOI MOSFET structure provides the smallest delay, with a value of 2 ps, whereas the raised ‘both’ JL ( $1 \times$

$10^{18} \text{ cm}^{-3}$ ) structure yields the highest delay of all, with a value of 7.6 ps. This is due to a lower  $I_{\text{eff}}$  current with moderate doping of  $1 \times 10^{18} \text{ cm}^{-3}$ . Even though the JL mode of operation provides more delay, it reduces the SCE, thermal budget, and fabrication complexity when scaling technology down to nodes below 30 nm.

### 6.1.2. Inverter Performance Analysis at 10 nm Technology Node

In Chapter 4, the performance of different circular MOSFETs such as CSGT and CDGT devices at a 10 nm technology node is evaluated. In this section, the circuit-level performance of both CSGT and CDGT devices at this node is done by implementing a CMOS inverter by using the same Gds2mesh tool (described in Chapter 3) and analyzed its transient and DC characteristics for HP and LP applications. The same device level process flow (described in Chapter 4) is utilized to build both CSGT and CDGT CMOS inverters, with the only difference being that the device layout is changed to the inverter layout. The layout based metal interconnect lines and other inter device effects have been included during the design of a complete inverter cell.




Fig. 6.3: (a) & (b) CSGT and CDGT inverters respectively, (c) corresponding layout.

Fig. 6.3 shows the schematic view of the CMOS inverter. Fig. 6.3 (a) and 6.3 (b) shows the equivalent 3D views of proposed CSGT and CDGT CMOS inverters respectively, and the corresponding layout used to create these inverter structures is also shown in Fig. 6.3 (c). During the analysis of proposed CSGT/CDGT inverters, the authors followed IRDS 2017 projections [139] for dimensions and supply voltages. As per IRDS rules, we have considered gate oxide ( $\text{SiO}_2$ ) thickness of 1 nm, the supply voltage of 0.75V, and the  $V_{\text{TH}}$  of 0.19 V for

HP & 0.32V LP applications. The metal gate work function is tuned to maintain the same threshold voltage for HP and LP applications during the simulation.

In the CMOS inverter, Supply voltage ( $V_{DD}$ ) is chosen as 0.75 V. The rising edge time constant ( $T_r$ ), falling edge time constant ( $T_f$ ), and delay time ( $T_d$ ) have all been set at 100 ps for the CMOS inverter's transient response. Pulse width and the repeating period of the pulse train of the input signal ( $V_{IN}(t)$ ) are chosen as 400 ps, and 1ns, respectively.




Fig. 6.4: DC characteristics of CSGT and CDGT CMOS inverters, (a) HP, (b) LP applications.

Fig. 6.4 shows the DC characteristics of the CSGT and CDGT SOI CMOS inverter for HP (Fig. 6.4 (a)) and LP (Fig. 6.4 (b)) applications. From this Fig. 6.4, the proposed CDGT inverter has a better switching speed compared to the CSGT inverter. The corresponding SNM butterfly diagrams are shown in Fig. 6.5. From these figures, we can observe that the

noise margin is improved by increasing the threshold voltage, and the CDGT CMOS inverter has a better noise margin compared to CSGT CMOS inverter. The noise margin values of CSGT and CDGT CMOS inverters are given in Table 6.1. In this Table 6.1, the noise margin levels are improved by 50 % in the case of CDGT compared to the CSGT inverter.




Fig. 6.5: Butterfly curves and SNMs of CSGT and CDGT CMOS inverters, (a) HP, (b) LP applications.

Table 6.1: Noise margin of CSGT and CDGT CMOS inverters for HP and LP applications.

Parameters	$V_{TH}$ (V)	$V_{IL}$ (V)	$V_{IH}$ (V)	$V_{OL}$ (V)	$V_{OH}$ (V)	$NM_L$ (V) $= V_{IL} - V_{OL}$	$NM_H$ (V) $= V_{OH} - V_{IH}$
<b>CSGT (HP)</b>	0.19	0.181	0.493	0.0463	0.692	0.1346	0.199
<b>CDGT (HP)</b>	0.19	<b>0.234</b>	<b>0.422</b>	<b>0.0403</b>	<b>0.7103</b>	<b>0.1936</b>	<b>0.2883</b>
<b>CSGT (LP)</b>	0.32	0.193	0.503	0.0302	0.7105	0.1627	0.2075
<b>CDGT (LP)</b>	0.32	<b>0.273</b>	<b>0.419</b>	<b>0.0154</b>	<b>0.7281</b>	<b>0.2576</b>	<b>0.309</b>

Table 6.1 demonstrates that, in comparison to HP applications, an increase in the threshold voltage for LP applications causes an increase in the noise margin low ( $NM_L$ ) and noise margin high ( $NM_H$ ) levels of both CSGT and CDGT inverters. Because of its better controllability, i.e., by shielding the channel with two gates the proposed CDGT CMOS inverter has higher noise margin levels (less sensitive to noise) compared to the CSGT CMOS inverter.




Fig. 6.6: Transient responses ( $V_{OUT}(t)$ ) of CSGT and CDGT CMOS inverters, (a) HP, (b) LP applications.

The transient output voltage ( $V_{OUT}(t)$ ) response of the CMOS inverter for both CSGT and CDGT devices is depicted in Fig. 6.6. The transient response for HP applications is shown in Fig. 6.6 (a), the transient response for LP applications is shown in Fig. 6.6 (b). From Fig. 6.6, it is evident that the  $T_f$  and  $T_r$  of CDGT CMOS inverter output voltage  $V_{OUT}(t)$  is less compared to CSGT CMOS inverter. Because of higher  $I_p(t)$  and  $I_n(t)$  of CDGT CMOS inverter, the fall and rise times of the inverter are reduced. Here,  $I_p(t)$  and  $I_n(t)$  are the currents flowing through the PMOS and NMOS of the CMOS inverter, respectively as shown in Fig. 6.7. Since both devices have higher threshold voltages for LP applications than HP applications, it is clear from Fig. 6.7 that these two current component values are lower for LP applications.




Fig. 6.7: Transient response of currents ( $I_p(t)$  and  $I_n(t)$ ) in CSGT and CDGT CMOS inverters, (a) HP, (b) LP applications.

## 6.2. Radiation Effects in Circular MOSFETs

### 6.2.1. Radiation Basics

The entire world is covered and surrounded by microelectronics, and a number of them are launched into space on a regular basis. There are over 5400 active satellites orbiting the Earth, according to Ref. [149]. From an electronics perspective, the radiation environment in which these systems must operate is much more hostile than the ground level.

The effects of radiation are not just limited to space. It was already proven in 1976 that bit errors are caused by atmospheric neutrons in computers used at the Los Alamos National Laboratory in the United States [150]. In the 1960s, it was believed that radiation caused displacement damage dose and TID in electronics. The first prediction on the increasing risk of failure in electronics with technological revolution was made by Wallmark and Marcus [151] in 1962. As technology advances toward the nano scale and our dependence on electronics in daily life activities (international and national security, communication, transport, etc.) increases, this makes us vulnerable to malfunctions. Even at ground level, it is impossible to completely avoid cosmic radiation, but the effects can be minimized. Understanding how radiation and matter interact as well as the mechanisms that affect electronics is essential for this. In this section, the physical principles that go on when energetic heavy-ions interact with matter and have an impact on silicon-based devices and materials is discussed.

When an energetically charged particle passes through matter, it loses energy through various mechanisms. According to [152], the various energy loss mechanisms are listed as follows. Here, the ionizing radiation is defined as radiation with enough energy to remove electrons from atoms and create ions.

1. Projectile excitation and ionization
2. Excitation and ionization of target atoms
3. Electron capture
4. Electromagnetic radiation
5. Recoil loss ( nuclear stopping)

In addition, the following reactions may also contribute to the energy loss:

6. Chemical reactions
7. Nuclear reactions

Most of the energy loss is typically caused by mechanisms 1 and 2. The physical characteristics of the target material are permanently or temporarily altered by particle irradiation. Since ionizing radiation (mechanisms 1-3) primarily breaks covalent bonds only in the target material, it is generally considered non-destructive. Depending on the substance, these broken bonds either immediately reassemble themselves or can be repaired by high temperature annealing. In truth, heavy ions alter the target permanently. One reason is that material modification happens as a result of the high density of ionization caused by the high energy atomic number ions. On the other hand, the nuclear stopping (mechanism 5) causes the energetic target to recoil, which could cause the target's atomic structure to change.

### **6.2.2. Types of Radiation Effects in Electronics**

In electronics, a wide range of various effects is produced by each of the aforementioned mechanisms of energy deposition for heavy ions. Typically, there are two main categories for these effects: Cumulative effects and SEEs.

#### **6.2.2.1. Cumulative Effects**

Cumulative effects are divided into two types: Displacement Damage Dose (DDD) and TID. This cumulative stress of radiation over time can gradually alter the characteristics of microelectronics, such as shifting the  $V_{TH}$  and reducing the minority carrier lifetimes.

##### **Displacement Damage Dose**

Displacement damage dose effects in electronics are induced by Non Ionizing Energy Loss associated with the particle radiation [153] [154]. The Non Ionizing Energy Loss is defined as the portion of the energy deposited by an ion in the target that does not form electron-hole pairs. Due to the ion hit, the atoms are knocked out of their lattice sites and resulting in an interstitial vacancy pair known as a Frenkel pair or defect. This loss has been used to describe displacement damage's effects on electronic devices, such as dark current in solar cells and reduction in minority carrier lifetimes in bipolar devices. Generally, a reduction in the current gain of dark currents in BJT or charge-couple devices is attributed to these defects.

## Total Ionizing Dose (TID) effects

TID effects are driven by radiation induced charge carriers that survive recombination and are not swept away by electric fields [106]. Because holes are the least mobile of the charge carriers, recombination is considered to be significant especially in dielectrics like  $\text{SiO}_2$ . These effects can happen in both bipolar and MOS devices [128]. The TID effects are characterized by Linear Energy Transfer (LET) [155]. The term "LET" refers to the typical energy deposited by striking the particle per unit length. Generally, it can be expressed in terms of MeV-cm<sup>2</sup>/mg.




Fig. 6.8: An illustration of a MOS structure's energy band diagram, highlighting the primary physical mechanisms underpinning the radiation response [106].

Fig. 6.8 displays the schematic MOS structure's schematic energy band diagram, which depicts the fundamental physical radiation response [106]. In Fig. 6.8, the gate is subjected to positive bias, causing electrons to flow in its direction and holes to move to the Si substrate. The gate insulator, which is the most radiation-sensitive component of a MOS system, requires consideration of four major physical processes. Radiation that penetrates the gate oxide produces electron/hole pairs in the valence and conduction bands of  $\text{SiO}_2$ . In  $\text{SiO}_2$ , the electrons are swept out of the oxide much faster than the holes because the electrons are much more mobile [156]. A certain percentage of the electrons and holes will combine again. A massive portion of the holes that manage to avoid the initial recombination are relatively

immobile and remain close to where they were created. When they are present, a MOS transistor experiences a negative threshold voltage shift. The first processes shown in Fig.6.8 are the generation of electron/hole pairs and recombination.

The transport of the holes to the Si/SiO<sub>2</sub> interface is shown as the second process in Fig. 6.8. This process is complex, dispersive, and highly dependent on the temperature, oxide thickness, and applied electric field. The third process in Fig. 6.8 is that a portion of the transporting holes enter a relatively deep, long-lasting trap state when they come into contact with the Si interface. These trapped holes, also known as fixed-charge, result in a residual negative voltage shift. The radiation-induced accumulation of interface traps directly at the Si/SiO<sub>2</sub> interface is the fourth important factor in the MOS radiation response. These traps are localized states with Si band gap energy levels. There is a voltage-dependent threshold shift as a result of the occupancy of these particles being controlled by the Fermi level (or by the applied voltage). The processing of the oxide and other factors (such as temperature and applied field) has a significant impact on interface traps [156].

Many studies have been conducted over the last three decades in an attempt to develop a model of the SiO<sub>2</sub> total dose effect. The scientist Rowsey developed a self-contained physical model to estimate the TID effects in SiO<sub>2</sub> layers.

#### 6.2.2.2. Single Event Effects (SEEs)

SEEs are the instantaneous responses of electronics to ionization events caused by a single energetically charged particle. These charged particles have the ability to ionize materials, which causes the formation of e-h pairs in dielectrics and semiconductor. These SEEs are classified into two types: soft errors (non-destructive) and hard errors (destructive).

##### Soft Errors

A "soft error" is the term used to describe an ion's temporary disruption of an electronic circuit that can be fixed by reprogramming the hardware. These soft errors are divided into several types as follows [157].

**Single Event Upset:** Single event upset is an event that occurs when a memory bit (or bits) is flipped from 1 to 0 or 0 to 1. "Single Bit Upset" is the term used to describe an effect where only one bit is changed at a time. When multiple bits are corrupted, the event is known as

“Multiple Bit Upset,” can occur in highly scaled memories because of ion hits with high grazing angles. The single event upset is the oldest type of SEE [158].

**Single Event Transient (SET):** The consequences of a SET are influenced by factors such as the operating frequency of the circuit. The consequences of a SET are affected by factors such as the circuit's operating frequency. If a SET is latched, it can become a single event upset. An "Analog Single Event Transient" is the term used to describe the transient disturbance brought on by an ion hit in analog devices (such as operational amplifiers, comparators, and voltage regulators). Analog single event transients can produce faulty signals that can spread throughout an integrated circuit and cause serious anomalies, like system failure or data corruption [159].

**Single Event Functional Interrupt:** Device functionality is lost as a result of single event functional interrupt. When this occurs, the device malfunction can be resolved without having to restart (power cycling) the device. In a control bit or in a register, these events are commonly associated with single event upsets.

Due to advancements in technology, it is now more crucial than ever to prevent the soft errors mentioned above in both general commercial electronics and space electronics [158]. Modern microelectronics has already developed a number of mitigation techniques that can be used on either the circuit level or the software level to reduce soft errors [160].

## Hard Errors

In some circumstances, a device's current may peak due to a particle-induced "cloud" of e-h pairs, resulting in high currents that ultimately lead to destructive failure. Compared to the soft errors mentioned above, these irreversible hard errors typically happen less frequently. Since these hard errors cause the device to be partially or entirely inoperable (out of service), they play a significant role in the radiation reliability of electronics. These typical destructive hard errors are divided into several types as follows [161].

**Single Event Latchup:** In a device, single event latchup is a potentially destructive condition where a single ion strike establishes a conductive path between the device powers rails ( $V_{DD}$  and the ground). Only by turning off the power supply can the current in this path be stopped. If the supply's current is not restricted and/or the device's power cycling is not carried out quickly enough after the current increase, this event may destroy the device.

**Single Event Gate Rupture:** In MOS devices, single event gate rupture refers to the breakdown of the gate oxide, which is attributed to the ion-induced conductive path. The material melts down due to thermal runaway caused by the excessive current through the dielectric. Since the event occurs quickly and makes it difficult to measure the current spikes accurately, the fundamental physical mechanisms underlying single event gate rupture is still unknown. There are only a few semi-empirical or qualitative models that can predict this event.

**Single Event Burnout:** In MOSFET or bipolar power devices, single event burnout is a common failure. Lightly doped epitaxial layer creates a highly conductive path through which high current flows during this event, eventually causing thermal runaway and irreversible damage. In many instances, power MOSFETs experience both single event burnout and single event gate rupture simultaneously.

By restricting the supply current, single event latchup and single event burnout can be minimized. The SEL can also be avoided using SOI technology [162]. However, once the threshold conditions (energy deposition density and oxide electric field) are exceeded, single event gate rupture can't be avoided [161].




Fig. 6.9: Radiation effect classification.

As this thesis is more focused on fundamental mechanisms such as TID effects and SET responses, thus the different radiation effects in detail further are not discussed in detail further. Fig. 6.9 shows the complete radiation effects classification. Many of these radiation effects in advanced novel structures like FinFET, NW, and NSFETs are already discussed in Chapter 2.

### 6.2.3. Analysis of TID Effects on Circular MOSFETs

In the previous section, the authors discussed the basics of radiation and the several types of radiation effects in electronics. This section discusses the impact of TID effects on the electrical characteristics of both CSGT and CDGT devices (circular MOSFETs). As mentioned in the previous section, Cogenda TCAD employs Rowsey's doctoral thesis [127] physical model of TID in the  $\text{SiO}_2$  layer, which estimates carrier transport, recombination, generation, and trapping. Here, the mobile uncharged particle is described with the diffusion model, and the drift-diffusion model is used for the mobile charged particle. The trap inside  $\text{SiO}_2$  is also taken into account while simulating the trapping of holes [115]. The amount of trapped charge carriers is calculated in terms of interface trap charge density. The 3D device model is created based on process rules and layout using the Gds2mesh tool. The radiation effects are generated via the visual particle tool and then applied to the 3D device model. Further, the genius tool is utilized for simulation. This software can be programmed to simulate different radiation doses. The effects in the buried oxide layer are also considered.

The Genius simulator solves the various equations to evaluate the charge generation by using the TID command (as shown in Fig.3.9 from Chapter 3) as an input. Prior to TID simulation, operating point simulation is performed using the device's worst-case biasing. In the worst-case scenario, all CMOS device terminals other than the gate should be grounded. The goal of this simulation is to model the V-I characteristics of MOS under various dose scenarios. In the TID simulation flow (as shown in Fig.3.10 from Chapter 3), different dose steps from 0 Krad to 500 Krad are developed and the V-I characteristic curve for each step is analyzed.

During irradiation, the devices under test were deployed in a static working environment that is representative of both CSGT and CDGT NMOS devices operating at (drain voltage ( $V_d$ ) = gate voltage ( $V_g$ ) = 0.75 V, and source voltage ( $V_s$ ) = 0 V). The analysis of TID effects on DC characteristics of both CSGT and CDGT devices were simulated

without radiation (0 Krad: pre-radiation) and with radiation dosage ranging from 100 Krad (Rad: Radiation absorbed dose) to 500 Krad.




Fig. 6.10: Effect of radiation dose on device characteristics of CSGT and CDGT, (a) HP, (b) LP applications (NMOS devices).

Fig. 6.10 shows the influence of TID effects on  $I_{DS}$ - $V_{GS}$  characteristics of CSGT and CDGT NMOS devices at  $V_{DS} = 0.75$  V. Fig. 6.10 (a) depicts the  $I_{DS}$ - $V_{GS}$  characteristics of both devices for HP applications under various radiation doses ranging from 0 Krad to 500 Krad. Fig. 6.10 (b) represents electrical characteristics for LP applications. To visualize the impact of TID effect on device leakage current easily, the high dose (500 Krad) and a low dose (0 Krad) curves are shown in Fig. 6.10 (b). In Fig. 6.10, the OFF state leakage currents increase

slightly with an increase in radiation dose, because of their enclosed circular gate structures, the impact of TID effects is minimum in both CSGT and CDGT devices when compared to advanced novel structures like FinFET, NW, and NSFETs. In Fig. 6.10, it can be observed that the OFF current is increased by 2 times with an increase in radiation dose up to 500 Krad in the case of CSGT devices, and there is negligible change in the case of CDGT devices. At the same dosage of 500 Krad (post-radiation), the above mentioned advanced novel structures have 3 to 4 decades increment in leakage currents [43][114]. This is attributed to the circular gate and double gate structure in the CDGT device.




Fig. 6.11: Charge density distributions under the TID effect with different doses.

To get further clarity on TID effects, the electron density of the devices at different radiation doses is shown in Fig. 6.11. In Fig.6.11, ‘S’ indicates the source region, ‘C’ indicates the channel region, and ‘D’ indicates the drain region. In general, when the radiation dose increases, the fixed charge in the oxide region increases which leads to increase in the electron density near the interface between the channel and the buried oxide layer, resulting in a sub-threshold current. According to Fig. 6.11, the electron density increases from  $1.69 \times 10^{15} \text{ cm}^{-3}$  to  $2.12 \times 10^{15} \text{ cm}^{-3}$  in the case of the CSGT device as the radiation dosage increases to 500 K, while it remains nearly constant ( $\sim 4.8 \times 10^{16} \text{ cm}^{-3}$ ) in the case of the CDG device.

As a result, the sub-threshold leakage currents of the CSGT device have increased with the TID effects, whereas there is almost no change in the sub-threshold leakage currents for the CDGT device.

Table 6.2: Impact of TID effects on device threshold voltage and leakage currents.

Device (NMOS)	CSGT		CDGT	
Parameters	V <sub>TH</sub> (V)	I <sub>OFF</sub> (A)	V <sub>TH</sub> (V)	I <sub>OFF</sub> (A)
<b>0 Krad</b>	0.2185	$5.58 \times 10^{-8}$	0.175	$4.15 \times 10^{-9}$
<b>100 Krad</b>	0.205	$6.73 \times 10^{-8}$	0.175	$4.15 \times 10^{-9}$
<b>300 Krad</b>	0.18	$9.41 \times 10^{-8}$	0.175	$4.16 \times 10^{-9}$
<b>500 Krad</b>	0.1575	$1.28 \times 10^{-7}$	0.175	$4.17 \times 10^{-9}$

Table 6.2 shows the effect of radiation dose on both device threshold voltage & leakage currents. The threshold voltage (V<sub>TH</sub>) of the device shifts after it is exposed to radiation. The threshold voltage shift is caused by the combined effect of threshold shift of trapped hole in silicon dioxide (SiO<sub>2</sub>) and in the interface [128]. Table 6.2 shows that when the radiation dosage is raised to 500k, the leakage current increase by more than 50% in the case of the CSGT device, but it is nearly constant in the case of the CDGT. With this analysis, it can be said that the impact of TID effects on CDGT devices is negligible compared to CSGT. Because of its high radiation tolerance, the proposed CDGT device is the optimum solution for Military and Aerospace applications.

#### 6.2.4. Analysis of SEEs on Inverter Performance of Circular MOSFETs

In the earlier sections, the circuit performance analysis of different circular MOSFETs such as CSGT and CDGT devices is analyzed by implementing the CMOS inverter and discussed the basics of radiation effects (TID and SEEs). Here, in this section, the impact of SEE effects such as SET on the transient response characteristics of both CSGT and CDGT inverters is presented.

The inverter circuit design employed in the SEE simulation is depicted in Fig. 6.12. During this radiation analysis, the layout based metal interconnects lines and other inter device effects have been included in the design of the complete inverter cell. The ionizing alpha particle is assumed to strike the drain of a CDGT NMOS device (Fig. 6.12). Ionizing radiation causes the NMOS device to turn on abnormally and flip the output in transient time as the inverter is pulled up. During the process of SEEs simulation, the low and high energy particles with LETs of 1.5 MeV-cm<sup>2</sup>/mg and of 35 MeV-cm<sup>2</sup>/mg, respectively are considered.





Fig. 6.12: 3D-view of CDGT CMOS inverter with particle strike on the drain of an NMOS device for SEE simulation a) low-energy particle (top) b) high-energy particle (bottom).

In this analysis,  $1.5 \text{ MeV-cm}^2/\text{mg}$  LET is assumed to represent the worst-case scenario of the alpha particle effect, whereas  $35 \text{ MeV-cm}^2/\text{mg}$  LET is intended to represent a heavy ion (iron) strike in space. Here, the same biasing conditions are used defined in section 6.1.2 (Inverter performance analysis). From Fig.12 (b), it is observed that the particle penetrates deeper in the X- direction, showing the worst SET case.

Fig. 6.13 shows the single event transient response of both CSGT and CDGT CMOS inverters with incident radiation energy particles. The influence of the energy particle at the drain junction is extremely significant, as illustrated in Fig. 6.13 (a), because the produced electrons near the drain side may be directly collected as the drain current, turning on the NMOS device in both CSGT and CDGT. As the LET is higher for high energy heavy ion, the influence of SET becomes higher as illustrated in Fig. 6.13 (b). However, the SET of the CDGT MOSFET is significantly smaller than that of the CSGT because the CDGT has better gate controllability due to two gates, which reduces the undesired flow of generated free carriers. Despite the energy particle strike, the CDGT device's strong gate field due to circular layout can maintain the off state well, thus allowing the transient value on the output node to quickly revert to its original output level. With the benefit of circular layout in both CSGT and CDGT, as shown in Fig 6.13 (a), the maximum node potential drop is still less than  $150 \text{ mV}$  for CSGT and less than  $50 \text{ mV}$  for CDGT. It is indicating that low-energy particles with LET of  $1.5 \text{ MeV-cm}^2/\text{mg}$  will not flip the output in both cases.

It is found that both CSGT and CDGT are highly immune to low-energy particles, and the LET is increased to  $35 \text{ MeV-cm}^2/\text{mg}$  to analyze the transient effect of high-energy particles. The largest transient is detected when ionizing radiation penetrates in the Z- direction, as illustrated in Fig. 6.12 (a). The accumulation of charge becomes significant because not only does the particle penetrate in all directions, but radiation ionization happens in the bulk region in both inverters. Similar to low energy particle analysis, with high energy particle striking, the maximum node potential drop is approximately  $0.65 \text{ V}$  for CSGT, and it is approximately  $0.55 \text{ V}$  for CDGT inverters, as shown in Fig. 6.13 (b). i.e., with the advantage of circular layout, though the LET is increased to  $35 \text{ MeV-cm}^2/\text{mg}$ , still output will not flip completely, and the output node quickly reverts to its original output level. From Fig. 6.13 (c) (SET pulses) and with the above analysis, CDGT has stronger SET immunity than CSGT. From Fig. 6.13 (c), it is evident that the output voltage quickly gets back to its original value within  $10 \text{ ps}$  in the case of both lower and higher energy particles. A similar analysis is

reported in literature with identical energy particles for advanced novel structures such as FinFET and Nanosheet [105]. The output voltage flipped completely, and the time taken for the output voltage to get back to its previous value is nearly 150 ps for the FinFET device, and 30 ps for the nanosheet device.




Fig. 6.13: Transient responses of CSGT and CDGT CMOS inverters with SEEs, a) transient response due to incident of low-energy particle, b) transient response due to incident of high-energy particle, c) SET pulses, d) drain current transients due to both low and high LETs.

Fig. 6.13 (d) shows the simulated drain current transient of 10 nm gate length CSGT and CDGT NMOS devices due to both LETs (1.5 MeV-cm<sup>2</sup>/mg & 35 MeV-cm<sup>2</sup>/mg) striking at the drain side. As displayed in Fig. 6.13 (d), the CDGT device quenches the transient response faster than the CSGT device, indicating that the CDGT has superior gate controllability due to the two gates (front and backside). Moreover, the leakage currents are at lower levels compared to CSGT. The transient at a low leakage level lasts shorter for both

CSGT and CDGT devices due to the fact that having the advantage of circular gate layout geometry in both structures. From this analysis, the proposed circular layout transistors such as CSGT and CDGT devices have better radiation immunity compared to advanced innovative structures such as FinFETs and Nanosheet MOSFETs as given in the reference with a similar analysis [105].

### 6.3. Summary

In this chapter, the circuit level performance of different circular MOSFETs such as CSGT, CDGT, raised 'both' CDGT, and JL CDGT SOI MOSFETs by examining a two-stage inverter with FO1 delay performance at 30 nm technology node is investigated. Among these, the CDGT device provides least delay of 2 ps. This delay analysis has been performed by using an effective current method and found that CDGT gives the lowest delay of 2 ps among all structures. Further, at the sub 10 nm technology node, investigation at the circuit level performance for CSGT and CDGT SOI MOSFETs is done by designing an inverter circuit using the Gds2mesh tool, analyzing the noise margins from DC simulations & delay form transient simulations. Among them, CDGT provides better inverter performance with higher noise margin levels. Next, the influence of total ionizing dose effects caused by different radiation doses is studied on the CSGT and CDGT FETs. The findings show that TID effects have less influence on the electrical properties of CDGT devices when compared to CSGT devices, particularly in the sub-threshold region. When the radiation dose increases from 0 K to 500 K, the leakage current does not change much in the case of the CDGT device, whereas it is increased approximately 2.3 times in the CSGT device. Further, the impact of single event transient effects due to low energy alpha particles and high energy heavy ion particles are investigated. Though heavy ion striking, the output voltage drop is observed at 0.55 V for CDGT and 0.65 V for CSGT inverters and reverts the voltage to its original value within 10 ps. Because of the advantage of their circular layout geometry, both proposed CSGT and CDGT devices have better immunity to radiation compared to advanced novel structures like FinFET and Nanosheet FETs. However, compared with CSGT, the CDGT shows excellent immunity to ionizing radiation because of better gate controllability with two gates in the structure, and it is better suitable for military and aerospace applications.

# Chapter-7

## 7. Conclusions and Future Scope

In this chapter, the authors summarize the key findings of the research on different circular MOSFETs that was done for this thesis. Further, the authors also offer ideas for providing suggestions that could be conducted to examine a circular MOSFET's complete radiation analysis and potentially use it as a radiation-hardened device.

### 7.1. Conclusions

The CGT, which is a non-standard enclosed gate transistor, is one of the alternative solutions to the traditional planar transistor. In this thesis, to extend the life of traditional planar CMOS SOI technology for lower sub 10 nm nodes while keeping the SCEs under control, the authors proposed a novel Circular Double Gate Transistor (CDGT) with an internal silicon pad used as drain. Initially, circular MOSFETs such as CSGT and CDGT SOI MOSFETs have been implemented as compatible with SOI CMOS technology at 30 nm technology node and compared their performance with device-level FoM. Here, the FoM such as  $I_{ON}$ ,  $I_{OFF}$ ,  $I_{ON}/I_{OFF}$  current ratio, SS, and DIBL are compared. When compared to CSGT, CDGT offers better electrostatic controllability over the channel and offers control over the silicon film because two gates electrically shield the channel from the drain voltage on either side (front or back). As a result, the CDGT improves the  $I_{ON}/I_{OFF}$  ratio, lowers leakage, and controls SCE.

Further, at the same node, the raised S/D topologies such as raised top, raised bottom, and raised both have been implemented on the CDGT devices to improve the device ON current. To make the fabrication process easier along with control of the SCEs, the JL mode of analysis has been performed on the CDGT device by varying the doping concentration from  $1 \times 10^{17} \text{ cm}^{-3}$  to  $1 \times 10^{19} \text{ cm}^{-3}$ . The optimum performance has been observed at  $1 \times 10^{18} \text{ cm}^{-3}$  with better electrical performance.

Next, the performance of both CSGT and CDGT SOI devices has been analyzed at lower sub 10 nm technology node for LP and HP applications. Among the best device, i.e., CDGT devices, performance is optimized by varying the inner drain radius and the use of underlap concept. With a 20 nm inner drain radius and a 2 nm underlap length, the CDGT device offers the best performance in terms of a higher  $I_{ON}/I_{OFF}$  ratio while controlling SCEs.

On these various CDGT devices, the impact of high-k dielectric material ( $\text{HfO}_2$ ) used as a gate stack is also examined. The analog/RF performance and DC characteristics have been taken into consideration during the comparison. With the use of  $\text{HfO}_2$ , the device has provided better performance in terms of improvement in device ON current,  $I_{\text{ON}}/I_{\text{OFF}}$  ratio, TGF, and  $V_{\text{EA}}$ . Additionally, the performance of the proposed CDGT device is also compared with that of existing novel structures such as FinFET, nanowire, and nanosheet MOSFETs.

Furthermore, a novel concept known as C-NSFETs at a 10 nm gate length has been proposed for HP applications, by combining the advantages of the nanosheet concept and the circular geometry. To improve the device's performance, the stacking of multiple nanosheets (2 –sheets, three, and four) has been used in circular layout geometry and naming them as SC-NSFETs. The suggested SC-NSFETs with the stacking of four sheets have a high ON current in the order of mA and are more appropriate for building high-current-rate integrated circuits.

Next, the circuit analysis has been performed on various circular MOSFETs by implementing the two-stage CMOS inverter and evaluating the performance at the 30 nm technology node using the effective drive current model. The CDGT-based CMOS inverter with FO1 delay has a better performance compared to all other structure-based CMOS inverters. Using the Gds2mesh tool and transient simulations, a similar analysis has been performed on the DC characteristics, noise margin levels, and transient response of CSGT and CDGT inverter circuits at lower sub 10 nm technology nodes. It has been concluded that the CDGT-based inverter circuit has better DC, transient responses, and higher noise margin levels compared to the CSGT-based inverter.

Finally, to evaluate the influence of TID and SEE effects the radiation analysis has also been performed on different circular MOSFETs. The impact of TID effects on device performance has been evaluated from without radiation (pre-radiation) to with up to a radiation dosage of 500 Krad in a range of 100 Krad. The device threshold voltage and OFF-state leakage currents are the parameters analyzed during this TID analysis. Due to the benefit of circular layout geometry, these circular MOSFETs are less affected by TID effects in sub-threshold regions, and they have no effect (insignificant) at all on CDGT devices. The impact of SEE effects on circuit performance has been evaluated by striking the drain of the NMOS transistor of the CMOS inverter with low and high-energy particles. Here, the worst-case low energy alpha particle with the LET of 1.5 MeV-cm<sup>2</sup>/mg, high energy heavy iron ion with LET

of  $35 \text{ MeV-cm}^2/\text{mg}$ , and transient response of the CMOS inverter have been considered during SEE simulations. Like TID effects, because of their enclosed circular layout geometry, both proposed CSGT and CDGT devices are better immune to radiation compared to advanced novel structures like FinFET and NSFETs. However, compared with CSGT, the CDGT exhibits superior immunity to ionizing radiation because of better gate controllability with two gates in the structure, and it is better suitable for radiation environment applications such as military, terrestrial, and aerospace.

Hence, with the detailed analysis on the CDGT device, the scaling performance of the device at lower sub 10 nm technology nodes, circuit performance analysis, and radiation effects analysis, it is concluded that the proposed CDGT device is an alternative solution for high current rate integrated circuits and also an optimum solution for radiation hardened environments for future technology nodes.

## 7.2. Future Scope

In this thesis, the design of circular MOSFETs such as circular double gate transistors (CDGT) and circular nanosheet FETs has been presented for radiation environment applications. This work can be carried out further based on this thesis as follows.

- It is possible to design universal logic gates (NAND, NOR), ring oscillators, memory cells (SRAM), etc. using circular MOSFETs.
- The detailed analysis of CDGT MOSFET can be carried out in the design of different analog circuits such as current mirrors and differential amplifiers etc.
- The complete radiation analysis can be done on circular MOSFETs. i.e., the analysis of radiation effect such as Single Event Upset on a typical 6T SRAM cell.
- The mathematical analytical model can be developed for the proposed CDGT device.
- The impact of the negative capacitance effect could be analyzed on the different circular MOSFETs.
- Implementation of 2D material based circular MOSFETs, and their performance analysis.

## Bibliography

- [1] S. Sahay and M. J. Kumar, “Modeling Junctionless Field-Effect Transistors,’ in Junctionless Field-Effect Transistors: Design, Modeling, and Simulation,” *IEEE*, pp. 327–384, 2019, doi: 10.1002/9781119523543.ch8.
- [2] G. E. Moore, “Cramming more components onto integrated circuits,” *Proc. IEEE*, vol. 86, no. 1, pp. 82–85, 1998, doi: 10.1109/JPROC.1998.658762.
- [3] N. Magen, A. Kolodny, U. Weiser, and N. Shamir, “Interconnect-power dissipation in a microprocessor,” *Int. Work. Syst. Lev. Interconnect Predict. SLIP*, no. 74, pp. 7–13, 2004, doi: 10.1145/966748.966750.
- [4] ITRS Systems and Architectures Team, “International Technology Roadmap for Semiconductors: Executive summary;,” *Itrs*, 2009, [Online]. Available: [http://www.itrs.net/Links/2009ITRS/2009Chapters\\_2009Tables/2009\\_ExecSum.pdf](http://www.itrs.net/Links/2009ITRS/2009Chapters_2009Tables/2009_ExecSum.pdf)
- [5] IRDS Systems and Architectures Team, “International Roadmap for Devices and Systems: Executive Summary,” *IEEE Adv. Technol. Humanit.*, p. 63, 2020, [Online]. Available: [https://irds.ieee.org/images/files/pdf/2020/2020IRDS\\_ES.pdf](https://irds.ieee.org/images/files/pdf/2020/2020IRDS_ES.pdf)
- [6] J. S. Kilby, “Invention of the Integrated Circuit,” *IEEE Trans. Electron Devices*, vol. 23, no. 7, pp. 648–654, 1976, doi: 10.1109/T-ED.1976.18467.
- [7] H. S. P. Wong, “Beyond the conventional transistor,” *Solid. State. Electron.*, vol. 49, no. 5, pp. 755–762, 2005, doi: 10.1016/j.sse.2004.10.014.
- [8] K. Roy, S. Mukhopadhyay, and H. Mahmoodi-Meimand, “Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits,” *Proc. IEEE*, vol. 91, no. 2, pp. 305–327, 2003, doi: 10.1109/JPROC.2002.808156.
- [9] Y. Kuang, R. Huang, Y. Tang, W. Ding, L. Zhang, and Y. Wang, “Flexible single-component-polymer resistive memory for ultrafast and highly compatible nonvolatile memory applications,” *IEEE Electron Device Lett.*, vol. 31, no. 7, pp. 758–760, 2010, doi: 10.1109/LED.2010.2048297.
- [10] F. Bashir, S. A. Loan, M. Rafat, A. R. M. Alamoud, and S. A. Abbasi, “A high-

performance source engineered charge plasma-based Schottky MOSFET on SOI,” *IEEE Trans. Electron Devices*, vol. 62, no. 10, pp. 3357–3364, 2015, doi: 10.1109/TED.2015.2464112.

[11] G. Chen, M. Li, J. Zhang, Y. Yang, and R. Huang, “Source/drain architecture design of vertical channel nanowire FET for sub-10nm node,” *2016 13th IEEE Int. Conf. Solid-State Integr. Circuit Technol. ICSICT 2016 - Proc.*, pp. 1008–1010, 2017, doi: 10.1109/ICSICT.2016.7998634.

[12] J. E. Moon, C. Galewski, T. Garfinkel, M. Wong, W. G. Oldham, P. K. Ko, and C. Hu, “A Deep-Submicrometer Raised Source/Drain LDD Structure Fabricated using Hot-Wall Epitaxy,” in *1991 International Symposium on VLSI Technology, Systems, and Applications - Proceedings of Technical Papers*, 1991, pp. 117–121. doi: 10.1109/VTSA.1991.246698.

[13] R. Gupta and R. Vaid, “TCAD performance analysis of high-K dielectrics for gate all around InAs nanowire transistor considering scaling of gate dielectric thickness,” *Microelectron. Eng.*, vol. 160, pp. 22–26, 2016, doi: 10.1016/j.mee.2016.02.057.

[14] Y. Zhai, L. Mathew, R. Rao, M. Palard, S. Chopra, J. G. Ekerdt, L. F. Register, and S. K. Banerjee, “High-performance vertical gate-all-around silicon nanowire FET with high- $\kappa$ /metal gate,” *IEEE Trans. Electron Devices*, vol. 61, no. 11, pp. 3896–3900, 2014, doi: 10.1109/TED.2014.2353658.

[15] W. Chung, H. Wu, W. Wu, M. Si, and P. D. Ye, “Experimental Extraction of Ballisticity in Germanium Nanowire nMOSFETs,” *IEEE Trans. Electron Devices*, vol. 66, no. 8, pp. 3541–3548, 2019, doi: 10.1109/ted.2019.2919552.

[16] Y.-K. Choi, K. Asano, N. Lindert, V. Subramanian, T.-J. King, J. Bokor, and C. Hu, “Ultrathin-body SOI MOSFET for deep-sub-tenth micron era,” *IEEE Electron Device Lett.*, vol. 21, no. 5, pp. 254–255, 2000, doi: 10.1109/55.841313.

[17] Y. Ko, P. Roblin, A. Z. Landa, J. A. Reynoso-hernández, D. Nobbe, C. Olson, and F. J. Martinez, “Artificial Neural Network Model of SOS-MOSFETs Based on Dynamic Large-Signal Measurements,” vol. 62, no. 3, pp. 491–501, 2014.

[18] X. Zhang, X. Liu, L. Yin, and G. Du, “Impacts of Diameter and Ge Content Variation

on the performance of Si<sub>1-x</sub>Gex p-channel Gate-All-Around Nanowire Transistors,” *IEEE Trans. Nano*, vol. 17, no. 1, pp. 108–111, 2017, doi: 10.23919/SNW.2017.8242285.

[19] N. Gong and T. P. Ma, “Why Is FE-HfO<sub>2</sub> More Suitable Than PZT or SBT for Scaled Nonvolatile 1-T Memory Cell? A Retention Perspective,” *IEEE Electron Device Lett.*, vol. 37, no. 9, pp. 1123–1126, 2016, doi: 10.1109/LED.2016.2593627.

[20] S. R. Suddapalli and B. R. Nistala, “Analytical modeling of subthreshold current and swing of strained-Si graded channel dual material double gate MOSFET with interface charges and analysis of circuit performance,” *Int. J. Numer. Model. Electron. Networks, Devices Fields*, vol. 34, no. 1, pp. 1–17, 2021, doi: 10.1002/jnm.2791.

[21] P. Chang, X. Liu, L. Zeng, K. Wei, and G. Du, “Investigation of hole mobility in strained InSb ultrathin body pMOSFETs,” *IEEE Trans. Electron Devices*, vol. 62, no. 3, pp. 947–954, 2015, doi: 10.1109/TED.2015.2388442.

[22] V. Narendar and R. A. Mishra, “Analytical modeling and simulation of multigate FinFET devices and the impact of high-k dielectrics on short channel effects (SCEs),” *Superlattices Microstruct.*, vol. 85, pp. 357–369, 2015, doi: 10.1016/j.spmi.2015.06.004.

[23] C. B. Zota, L. E. Wernersson, and E. Lind, “In<sub>0.53</sub>Ga<sub>0.47</sub>As multiple-gate field-effect transistors with selectively regrown channels,” *IEEE Electron Device Lett.*, vol. 35, no. 3, pp. 342–344, 2014, doi: 10.1109/LED.2014.2301843.

[24] S. Maheshwaram, S. K. Manhas, G. Kaushal, B. Anand, and N. Singh, “Vertical silicon nanowire gate-all-around field effect transistor based nanoscale CMOS,” *IEEE Electron Device Lett.*, vol. 32, no. 8, pp. 1011–1013, 2011, doi: 10.1109/LED.2011.2157076.

[25] D. J. Moni and T. J. Vinitha Sundari, “Performance analysis of junctionless gate all around tunnel field effect transistor,” *Proc. 3rd Int. Conf. Devices, Circuits Syst. ICDCS 2016*, pp. 262–266, 2016, doi: 10.1109/ICDCSyst.2016.7570604.

[26] R. Rios, A. Cappellani, M. Armstrong, A. Budrevich, H. Gomez, R. Pai, N. Rahhal-orabi, and K. Kuhn, “Comparison of Junctionless and Conventional Trigate Transistors

With Lg Down to 26 nm,” *IEEE Electron Device Lett.*, vol. 32, no. 9, pp. 1170–1172, 2011, doi: 10.1109/LED.2011.2158978.

[27] M. J. Kumar and S. Janardhanan, “Doping-less tunnel field effect transistor: Design and investigation,” *IEEE Trans. Electron Devices*, vol. 60, no. 10, pp. 3285–3290, 2013, doi: 10.1109/TED.2013.2276888.

[28] J. S. Yoon, J. Jeong, S. Lee, and R. H. Baek, “Multi-Vth Strategies of 7-nm node Nanosheet FETs with Limited Nanosheet Spacing,” *IEEE J. Electron Devices Soc.*, vol. 6, no. July, pp. 861–865, 2018, doi: 10.1109/JEDS.2018.2859799.

[29] W. P. Maly, “Integrated Circuit, Device, System, and Method of Fabrication,” U.S. Patent WO 2007/133775 A2, 2007

[30] W. P. Maly, “Integrated Circuit, Device, System, and Method of Fabrication,” U.S. Patent 9153689B2, 2015

[31] H. S. P. Wong, “Beyond the conventional MOSFET,” *Eur. Solid-State Device Res. Conf.*, vol. 46, no. 2, pp. 69–72, 2001, doi: 10.1109/ESSDERC.2001.195206.

[32] G. K. Celler and S. Cristoloveanu, “Frontiers of silicon-on-insulator,” *J. Appl. Phys.*, vol. 93, no. 9, pp. 4955–4978, 2003, doi: 10.1063/1.1558223.

[33] D. Vasileska, K. Raleva, and S. M. Goodnick, “Modeling heating effects in nanoscale devices: The present and the future,” *J. Comput. Electron.*, vol. 7, no. 2, pp. 66–93, 2008, doi: 10.1007/s10825-008-0254-y.

[34] S. R. Suddapalli and B. R. Nistala, “Analog/RF Performance of Graded Channel Gate Stack Triple Material Double Gate Strained-Si MOSFET with Fixed Charges,” *Silicon*, 2021, doi: 10.1007/s12633-021-01028-0.

[35] V. Moroz, J. Huang, and R. Arghavani, “Transistor design for 5nm and beyond: Slowing down electrons to speed up transistors,” *Proc. - Int. Symp. Qual. Electron. Des. ISQED*, vol. 2016-May, pp. 278–283, 2016, doi: 10.1109/ISQED.2016.7479214.

[36] M. G. Bardon, P. Schuddinck, P. Raghavan, D. Jang, D. Yakimets, A. Mercha, D. Verkest, and A. Thean, “Dimensioning for power and performance under 10nm: The limits of FinFETs scaling,” *2015 Int. Conf. IC Des. Technol. ICICDT 2015*, pp. 10–13,

2015, doi: 10.1109/ICICDT.2015.7165883.

- [37] A. B. Sachid, H. Y. Lin, and C. Hu, “Nanowire FET with Corner Spacer for High-Performance, Energy-Efficient Applications,” *IEEE Trans. Electron Devices*, vol. 64, no. 12, pp. 5181–5187, 2017, doi: 10.1109/TED.2017.2764511.
- [38] C. P. Auth and J. D. Plummer, “Scaling theory for cylindrical, fully-depleted, surrounding-gate MOSFET’s,” *IEEE Electron Device Lett.*, vol. 18, no. 2, pp. 74–76, 1997, doi: 10.1109/55.553049.
- [39] J. S. Yoon, J. Jeong, S. Lee, and R. H. Baek, “Sensitivity of Source/Drain Critical Dimension Variations for Sub-5-nm Node Fin and Nanosheet FETs,” *IEEE Trans. Electron Devices*, vol. 67, no. 1, pp. 258–262, 2020, doi: 10.1109/TED.2019.2951671.
- [40] D. Kasprowicz and B. Swacha, “VeSFET as an analog-circuit component,” *Proc. 2013 IEEE 16th Int. Symp. Des. Diagnostics Electron. Circuits Syst. DDECS 2013*, no. April 2013, pp. 199–204, 2013, doi: 10.1109/DDECS.2013.6549816.
- [41] P. L. Yang, T. B. Hook, P. J. Oldiges, and B. B. Doris, “Vertical Slit FET at 7-nm Node and beyond,” *IEEE Trans. Electron Devices*, vol. 63, no. 8, pp. 3327–3334, 2016, doi: 10.1109/TED.2016.2577629.
- [42] S. P. Gimenez, *Layout Techniques for MOSFETs*, vol. 2, no. 6. Synthesis Lectures on Emerging Engineering Technologies. San Rafael, CA, USA: Morgan & Claypoole Books., 2016. doi: 10.2200/s00704ed1v01y201602eet007.
- [43] M. P. King, X. Wu, M. Eller, S. Samavedam, M. R. Shaneyfelt, A. I. Silva, B. L. Draper, W. C. Rice, T. L. Meisenheimer, J. A. Felix, E. X. Zhang, T. D. Haeffner, D. R. Ball, K. J. Shetler, M. L. Alles, J. S. Kauppila, and L. W. Massengill, “Analysis of TID Process, Geometry, and Bias Condition Dependence in 14-nm FinFETs and Implications for RF and SRAM Performance,” *IEEE Trans. Nucl. Sci.*, vol. 64, no. 1, pp. 285–292, 2017, doi: 10.1109/TNS.2016.2634538.
- [44] H. Won and M. Kang, “Analysis of circuit simulation considering total ionizing dose effects on finfet and nanowire fet,” *Appl. Sci.*, vol. 11, no. 3, pp. 1–9, 2021, doi: 10.3390/app11030894.
- [45] K. Cirne, M. A. G. Silveira, R. B. B. Santos, S. P. Gimenez, M. D. L. Barbosa, M. H.

Tabacniks, N. Added, N. H. Medina, W. R. De Melo, L. E. Seixas, and J. A. De Lima, “Comparative study of the proton beam effects between the conventional and Circular-Gate MOSFETs,” *Nucl. Instruments Methods Phys. Res. Sect. B Beam Interact. with Mater. Atoms*, vol. 273, pp. 80–82, 2012, doi: 10.1016/j.nimb.2011.07.044.

[46] S. P. Gimenez, R. M. Ferreira, and J. A. Martino, “Early Voltage Behavior in Circular Gate SOI nMOSFET Using 0.13um Partially-Depleted SOI CMOS Technology,” *ECS Trans.*, vol. 4, no. 1, pp. 309–318, 2007, doi: 10.1149/1.2813504.

[47] J. A. De Lima, M. A. G. Silveira, K. H. Cirne, R. B. B. Santos, and N. H. Medina, “X-ray radiation effects in overlapping circular-gate MOSFET’s,” *Proc. Eur. Conf. Radiat. its Eff. Components Syst. RADECS*, pp. 88–91, 2011, doi: 10.1109/RADECS.2011.6131374.

[48] S. Bangsaruntip, G. M. Cohen, A. Majumdar, Y. Zhang, S. U. Engelmann, N. C. M. Fuller, L. M. Gignac, S. Mittal, J. S. Newbury, M. Guillorn, T. Barwicz, L. Sekaric, M. M. Frank, and J. W. Sleight, “High performance and highly uniform gate-all-around silicon nanowire MOSFETs with wire size dependent scaling,” *Tech. Dig. - Int. Electron Devices Meet. IEDM*, pp. 297–300, 2009, doi: 10.1109/IEDM.2009.5424364.

[49] L. Ming, H. Y. Kyoung, D. S. Sung, Y. Y. Yun, D. W. Kim, Y. C. Tae, S. O. Kyung, and W. S. Lee, “Sub-10 nm gate-all-around CMOS nanowire transistors on bulk Si substrate,” *Dig. Tech. Pap. - Symp. VLSI Technol.*, pp. 94–95, 2009.

[50] M. Godara, C. Madhu, and G. Joshi, “Comparison of Electrical Characteristics of 28 Nm Bulk MOSFET and FDSOI MOSFET,” *Proc. Int. Conf. 2018 IEEE Electron Device Kolkata Conf. EDKCON 2018*, pp. 413–418, 2018, doi: 10.1109/EDKCON.2018.8770413.

[51] J. B. Kuo and S.-C. Lin, *Low-Voltage SOI CMOS VLSI Devices and Circuits*, 1st ed. wiley, Newyork, 2001. doi: 10.1002/0471221562.

[52] C. Yin, P. C. H. Chan, and M. Chan, “An Air Spacer Technology for Improving Short-Channel Immunity of MOSFETs with Raised Source/Drain and High-k Gate Dielectric,” *IEEE Electron Device Lett.*, vol. 26, no. 5, pp. 323–325, 2005, doi: 10.1109/LED.2005.846584.

[53] R. A. Vega and Tsu-Jae King Liu, “A Comparative Study of Dopant-Segregated Schottky and Raised Source/Drain Double-Gate MOSFETs,” *IEEE Trans. Electron Devices*, vol. 55, no. 10, pp. 2665–2677, Oct. 2008, doi: 10.1109/TED.2008.2003024.

[54] D. Gola, B. Singh, and P. K. Tiwari, “Subthreshold Modeling of Tri-Gate Junctionless Transistors with Variable Channel Edges and Substrate Bias Effects,” *IEEE Trans. Electron Devices*, vol. 65, no. 5, pp. 1663–1671, 2018, doi: 10.1109/TED.2018.2809865.

[55] N. M. M. Hossain, S. Quader, A. B. Siddik, and M. I. B. Chowdhury, “TCAD based performance analysis of junctionless cylindrical double gate all around FET up to 5nm technology node,” *20th Int. Conf. Comput. Inf. Technol. ICCIT 2017*, vol. 2018-Janua, pp. 1–4, 2018, doi: 10.1109/ICCITECHN.2017.8281858.

[56] Y. Song, C. Zhang, R. Dowdy, K. Chabak, P. K. Mohseni, W. Choi, and X. Li, “III-V junctionless gate-all-around nanowire MOSFETs for high linearity low power applications,” *IEEE Electron Device Lett.*, vol. 35, no. 3, pp. 324–326, 2014, doi: 10.1109/LED.2013.2296556.

[57] V. M. Shobana, R. Srinivasan, V. Vaithianathan, and K. K. Nagarajan, “Performance optimization of RingFET using LDD implantation,” *2017 Int. Conf. Nextgen Electron. Technol. Silicon to Software, ICNETS2 2017*, pp. 180–183, 2017, doi: 10.1109/ICNETS2.2017.8067925.

[58] M. S. Badran, H. H. Issa, S. M. Eisa, and H. F. Ragai, “Low Leakage Current Symmetrical Dual-k 7 nm Trigate Bulk Underlap FinFET for Ultra Low Power Applications,” *IEEE Access*, vol. 7, pp. 17256–17262, 2019, doi: 10.1109/ACCESS.2019.2895057.

[59] H. Sood, V. M. Srivastava, and G. Singh, “Advanced MOSFET technologies for next generation communication systems - Perspective and challenges: A review,” *J. Eng. Sci. Technol. Rev.*, vol. 11, no. 3, pp. 180–195, 2018, doi: 10.25103/jestr.113.25.

[60] R. T. Doria, M. A. Pavanello, R. D. Trevisoli, M. De Souza, C. W. Lee, I. Ferain, N. D. Akhavan, R. Yan, P. Razavi, R. Yu, A. Kranti, and J. P. Colinge, “Junctionless multiple-gate transistors for analog applications,” *IEEE Trans. Electron Devices*, vol. 58, no. 8, pp. 2511–2519, 2011, doi: 10.1109/TED.2011.2157826.

[61] J. S. Yoon, J. Jeong, S. Lee, and R. H. Baek, “Metal Source-/Drain-Induced Performance Boosting of Sub-7-nm Node Nanosheet FETs,” *IEEE Trans. Electron Devices*, vol. 66, no. 4, pp. 1868–1873, 2019, doi: 10.1109/TED.2019.2897873.

[62] N. Vadthiya, S. Tripathi, and R. B. S. Naik, “A Two-Dimensional (2D) Analytical Modeling and Improved Short Channel Performance of Graded-Channel Gate-Stack (GCGS) Dual-Material Double-Gate (DMDG) MOSFET,” *Silicon*, vol. 10, no. 6, pp. 2399–2407, 2018, doi: 10.1007/s12633-017-9683-1.

[63] G. Kaushal, S. K. Manhas, S. Maheshwaram, B. Anand, S. Dasgupta, and N. Singh, “Novel design methodology using LEXT sizing in nanowire CMOS logic,” *IEEE Trans. Nanotechnol.*, vol. 13, no. 4, pp. 650–658, 2014, doi: 10.1109/TNANO.2014.2312078.

[64] A. Dasgupta, S. S. Parihar, P. Kushwaha, H. Agarwal, M. Y. Kao, S. Salahuddin, Y. S. Chauhan, and C. Hu, “BSIM compact model of quantum confinement in advanced nanosheet FETs,” *IEEE Trans. Electron Devices*, vol. 67, no. 2, pp. 730–737, 2020, doi: 10.1109/TED.2019.2960269.

[65] S. Guin, M. Sil, and A. Mallik, “Comparison of logic performance of CMOS circuits implemented with junctionless and inversion-mode FinFETs,” *IEEE Trans. Electron Devices*, vol. 64, no. 3, pp. 953–959, 2017, doi: 10.1109/TED.2017.2655541.

[66] A. Pandey, S. Raycha, S. Maheshwaram, S. K. Manhas, S. Dasgupta, A. K. Saxena, and B. Anand, “Effect of load capacitance and input transition time on FinFET inverter capacitances,” *IEEE Trans. Electron Devices*, vol. 61, no. 1, pp. 30–36, 2014, doi: 10.1109/TED.2013.2291013.

[67] C. Gupta, A. Gupta, T. Shikhar, B. Erik, P. Bertrand, and D. Abhishek, “Characterization and Modeling of Hot Carrier Degradation in N-Channel Gate-All-Around,” *IEEE Trans. Electron Devices*, vol. 67, no. 1, pp. 4–10, 2020, doi: 10.1109/TED.2019.2952943.

[68] G. Kaushal, S. S. Rathod, S. Maheshwaram, S. K. Manhas, A. K. Saxena, and S. Dasgupta, “Radiation effects in Si-NW GAA FET and CMOS inverter: A TCAD simulation study,” *IEEE Trans. Electron Devices*, vol. 59, no. 5, pp. 1563–1566, 2012, doi: 10.1109/TED.2012.2187656.

[69] V. C. P. Silva, W. F. Perina, J. A. Martino, E. Simoen, A. Veloso, and P. G. D. Agopian, “Analog Figures of Merit of Vertically Stacked Silicon Nanosheets nMOSFETs with Two Different Metal Gates for the Sub-7 nm Technology Node Operating at High Temperatures,” *IEEE Trans. Electron Devices*, vol. 68, no. 7, pp. 3630–3635, 2021, doi: 10.1109/TED.2021.3077349.

[70] J. Ajayan, D. Nirmal, S. Tayal, S. Bhattacharya, L. Arivazhagan, A. S. A. Fletcher, P. Murugapandiyar, and D. Ajitha, “Nanosheet field effect transistors-A next generation device to keep Moore’s law alive: An intensive study,” *Microelectronics J.*, vol. 114, no. June, p. 105141, 2021, doi: 10.1016/j.mejo.2021.105141.

[71] P. Sallagoity, M. Ada-Hanifi, M. Paoli, and M. Haond, “Analysis of parasitic effects in advanced isolation schemes for deep submicron CMOS technologies,” *Eur. Solid-State Device Res. Conf.*, vol. 43, no. 11, pp. 375–378, 1995.

[72] H.-S. Wong, D. J. Frank, Y. Taur, and H. Stork, *Design and performance considerations for sub-0.1  $\mu$ m double-gate SOI MOSFET'S*. 1995. doi: 10.1109/IEDM.1994.383315.

[73] S. Maheshwaram, S. K. Manhas, G. Kaushal, B. Anand, and N. Singh, “Vertical nanowire CMOS parasitic modeling and its performance analysis,” *IEEE Trans. Electron Devices*, vol. 60, no. 9, pp. 2943–2950, 2013, doi: 10.1109/TED.2013.2272651.

[74] N. Gupta, A. Jain, and A. Kumar, “20 nm GAA-GaN/Al<sub>2</sub>O<sub>3</sub> nanowire MOSFET for improved analog/linearity performance metrics and suppressed distortion,” *Appl. Phys. A Mater. Sci. Process.*, vol. 127, no. 7, pp. 1–9, 2021, doi: 10.1007/s00339-021-04673-9.

[75] C. Pan, P. Raghavan, D. Yakimets, P. Debacker, F. Catthoor, N. Collaert, Z. Tokei, D. Verkest, A. V. Y. Thean, and A. Naeemi, “Technology/system codesign and benchmarking for lateral and vertical GAA nanowire FETs at 5-nm technology node,” *IEEE Trans. Electron Devices*, vol. 62, no. 10, pp. 3125–3132, 2015, doi: 10.1109/TED.2015.2461457.

[76] G. Chen, M. Li, J. Fan, Y. Yang, H. Zhang, and R. Huang, “Multi-VT design of vertical channel nanowire FET for sub-10nm technology node,” *Proc. - Int.*

*Nanoelectron. Conf. INEC*, vol. 2016-Octob, pp. 1–2, 2016, doi: 10.1109/INEC.2016.7589336.

- [77] D. Yakimets, G. Eneman, P. Schuddinck, T. H. Bao, M. G. Bardon, P. Raghavan, A. Veloso, N. Collaert, A. Mercha, D. Verkest, A. V. Y. Thean, and K. De Meyer, “Vertical GAAFETs for the ultimate CMOS scaling,” *IEEE Trans. Electron Devices*, vol. 62, no. 5, pp. 1433–1439, 2015, doi: 10.1109/TED.2015.2414924.
- [78] S. Maheshwaram, S. K. Manhas, G. Kaushal, B. Anand, and N. Singh, “Device circuit co-design issues in vertical nanowire CMOS platform,” *IEEE Electron Device Lett.*, vol. 33, no. 7, pp. 934–936, 2012, doi: 10.1109/LED.2012.2197592.
- [79] B. Singh, K. Singh, S. Sharma, R. Kumar, B. Prasad, and D. Kumar, “Correction to: Channel Engineering Assisted Performance Enhancement of Metal Gate Sub-10nm Ballistic SiNWFET for Futuristic Device Applications (Silicon, (2021), 10.1007/s12633-021-01459-9),” *Silicon*, 2021, doi: 10.1007/s12633-021-01532-3.
- [80] D. Ryu, M. Kim, S. Kim, Y. Choi, J. Yu, J. H. Lee, and B. G. Park, “Design and Optimization of Triple-k Spacer Structure in Two-Stack Nanosheet FET from OFF-State Leakage Perspective,” *IEEE Trans. Electron Devices*, vol. 67, no. 3, pp. 1317–1322, 2020, doi: 10.1109/TED.2020.2969445.
- [81] P. Zheng, D. Connelly, F. Ding, and T. J. K. Liu, “FinFET Evolution Toward Stacked-Nanowire FET for CMOS Technology Scaling,” *IEEE Trans. Electron Devices*, vol. 62, no. 12, pp. 3945–3950, 2015, doi: 10.1109/TED.2015.2487367.
- [82] A. Kamath, Z. Chen, N. Shen, N. Singh, G. Q. Lo, D. L. Kwong, D. Kasprowicz, A. Pfitzner, and W. Maly, “Realizing AND and OR functions with single vertical-slit field-effect transistor,” *IEEE Electron Device Lett.*, vol. 33, no. 2, pp. 152–154, 2012, doi: 10.1109/LED.2011.2176309.
- [83] A. Pfitzner and B. Kowalska, “Contribution to scaling of Vertical-Slit Field-Effect Transistor (VeSFET),” *Proc. 23rd Int. Conf. Mix. Des. Integr. Circuits Syst. Mix. 2016*, pp. 321–325, 2016, doi: 10.1109/MIXDES.2016.7529756.
- [84] Neto.E.D. and S. P. Gimenez, “Applying the Diamond Layout Style for FinFET,” vol. 49, no. 1, pp. 535–542, 2012.

[85] S. P. Gimenez, D. M. Alati, E. Simoen, and C. Claeys, “FISH SOI MOSFET: Modeling, Characterization and Its Application to Improve the Performance of Analog ICs,” *J. Electrochem. Soc.*, vol. 158, no. 12, p. H1258, 2011, doi: 10.1149/2.091112jes.

[86] S. P. Gimenez, M. M. Correia, E. D. Neto, and C. R. Silva, “An Innovative Ellipsoidal Layout Style to Further Boost the Electrical Performance of MOSFETs,” *IEEE Electron Device Lett.*, vol. 36, no. 7, pp. 705–707, 2015, doi: 10.1109/LED.2015.2437716.

[87] L. N. D. S. Fino, M. A. G. Da Silveira, C. Renaux, D. Flandre, and S. P. Gimenez, “Improving the X-ray radiation tolerance of the analog ICs by using OCTO layout style,” *Chip Curitiba 2013 - SBMicro 2013 28th Symp. Microelectron. Technol. Devices*, pp. 5–8, 2013, doi: 10.1109/SBMicro.2013.6676166.

[88] X. Hou, F. Zhou, R. Huang, and X. Zhang, “Corner effects in vertical MOSFETs,” in *Proceedings. 7th International Conference on Solid-State and Integrated Circuits Technology, 2004.*, 2004, vol. 1, pp. 134–137. doi: 10.1109/ICSICT.2004.1434971.

[89] D. C. Mayer, R. C. Lacoe, E. E. King, and J. V. Osborn, “Reliability enhancement in high-performance MOSFETs by annular transistor design,” *IEEE Trans. Nucl. Sci.*, vol. 51, no. 6 II, pp. 3615–3620, 2004, doi: 10.1109/TNS.2004.839157.

[90] J. A. De Lima, “Effective aspect-ratio and gate-capacitance in circular geometry MOS transistors,” *Solid. State. Electron.*, vol. 39, no. 10, pp. 1524–1525, 1996, doi: 10.1016/0038-1101(96)00043-3.

[91] D. M. Monticelli, “A Quad CMOS Single-Supply Op Amp with Rail-to-Rail Output Swing,” *IEEE J. Solid-State Circuits*, vol. 21, no. 6, pp. 1026–1034, 1986, doi: 10.1109/JSSC.1986.1052645.

[92] A. Lidow and T. Herman, “High power MOSFET with low on-resistance and high-breakdown voltage,” U.S. Patent 4 959 699, 1990

[93] S. P. Gimenez and K. H. Cirne, “Layout design of CMOS Inverters with Circular and conventional gate MOSFETs by using IC station mentor,” vol. 2, no. 6, pp. 4–7, 2016.

[94] J. A. De Lima and S. P. Gimenez, “A novel overlapping circular-gate transistor and its application to power MOSFETs,” *ECS Trans.*, vol. 23, no. 1, pp. 361–369, 2009, doi:

- [95] J. A. De Lima, S. P. Gimenez, and K. H. Cirne, “Modeling and characterization of overlapping circular-gate mosfet and its application to power devices,” *IEEE Trans. Power Electron.*, vol. 27, no. 3, pp. 1622–1631, 2012, doi: 10.1109/TPEL.2011.2117443.
- [96] N. E. Williams and A. Gokirmak, “Hydrodynamic simulations of a nanoscale RingFET,” *2011 Int. Semicond. Device Res. Symp. ISDRS 2011*, vol. 91, pp. 9–10, 2011, doi: 10.1109/ISDRS.2011.6135177.
- [97] N. Williams, H. Silva, and A. Gokirmak, “Nanoscale ring FETs,” *IEEE Electron Device Lett.*, vol. 33, no. 10, pp. 1339–1341, 2012, doi: 10.1109/LED.2012.2208093.
- [98] S. Kumar, V. Kumari, S. Singh, M. Saxena, and M. Gupta, “Nanoscale-RingFET: An Analytical Drain Current Model Including SCEs,” *IEEE Trans. Electron Devices*, vol. 62, no. 12, pp. 3965–3972, 2015, doi: 10.1109/TED.2015.2493578.
- [99] S. Kumar, M. Gupta, V. Kumari, and M. Saxena, “Investigation of III-V compound semiconductor materials on analog performance of Nanoscale RingFET,” *12th IEEE Int. Conf. Electron. Energy, Environ. Commun. Comput. Control (E3-C3), INDICON 2015*, 2016, doi: 10.1109/INDICON.2015.7443776.
- [100] K. Yang, Y. Guo, D. Z. Pan, J. Zhang, M. Li, Y. Tong, L. He, and J. Yao, “A Novel Variation of Lateral Doping Technique in SOI LDMOS with Circular Layout,” *IEEE Trans. Electron Devices*, vol. 65, no. 4, pp. 1447–1452, 2018, doi: 10.1109/TED.2018.2808193.
- [101] S. L. Chen, P. L. Wu, and P. L. Lin, “ESD-Reliability Enhancement of Circular UHV 300-V Power nLDMOS by the Drain-side Superjunction Structure,” *IEEE Electron Device Lett.*, vol. 40, no. 4, pp. 597–600, 2019, doi: 10.1109/LED.2019.2897734.
- [102] H. J. Barnaby, “Total-Ionizing-Dose Effects in Modern CMOS Technologies,” vol. 53, no. 6, pp. 3103–3121, 2006.
- [103] T. R. Oldham, “Analysis of Damage in MOS Devices for Several Radiation Environments,” no. 6, pp. 1236–1241, 1984.

[104] P. Nsengiyumva, D. R. Ball, J. S. Kauppila, N. Tam, M. McCurdy, W. T. Holman, M. L. Alles, B. L. Bhuva, and L. W. Massengill, “A Comparison of the SEU Response of Planar and FinFET D Flip-Flops at Advanced Technology Nodes,” *IEEE Trans. Nucl. Sci.*, vol. 63, no. 1, pp. 266–272, 2016, doi: 10.1109/TNS.2015.2508981.

[105] J. Kim, J. S. Lee, J. W. Han, and M. Meyyappan, “Single-event transient in FinFETs and nanosheet FETs,” *IEEE Electron Device Lett.*, vol. 39, no. 12, pp. 1840–1843, 2018, doi: 10.1109/LED.2018.2877882.

[106] D. M. Fleetwood, “Total ionizing dose effects in MOS oxides and Devices,” *IEEE Trans. Nucl. Sci.*, vol. 60, no. 3, pp. 1706–1730, 2013, doi: 10.1109/TNS.2013.2259260.

[107] E. Simoen, M. Gaillardin, P. Paillet, R. A. Reed, R. D. Schrimpf, M. L. Alles, F. El-Mamouni, D. M. Fleetwood, A. Griffoni, and C. Claeys, “Radiation effects in advanced multiple gate and silicon-on-insulator transistors,” *IEEE Trans. Nucl. Sci.*, vol. 60, no. 3, pp. 1970–1991, 2013, doi: 10.1109/TNS.2013.2255313.

[108] A. Javanainen, T. Malkiewicz, J. Perkowski, W. H. Trzaska, A. Virtanen, G. Berger, W. Hajdas, R. Harboe-Sørensen, H. Kettunen, V. Lyapin, M. Mutterer, A. Pirojenko, I. Riihimäki, T. Sajavaara, G. Tyurin, and H. J. Whitlow, “Linear energy transfer of heavy ions in silicon,” *IEEE Trans. Nucl. Sci.*, vol. 54, no. 4, pp. 1158–1162, 2007, doi: 10.1109/TNS.2007.895121.

[109] D. Munteanu and J. L. Autran, “Simulation Analysis of Bipolar Amplification in Independent-Gate FinFET and Multi-Channel NWFET Submitted to Heavy-Ion Irradiation,” *IEEE Trans. Nucl. Sci.*, vol. 59, no. 6, pp. 3249–3257, 2012, doi: 10.1109/TNS.2012.2221740.

[110] H. Hughes, P. McMarr, M. Alles, E. Zhang, C. Arutt, B. Doris, D. Liu, R. Southwick, and P. Oldiges, “Total ionizing dose radiation effects on 14 nm FinFET and SOI UTBB technologies,” *IEEE Radiat. Eff. Data Work.*, vol. 2015-Novem, 2015, doi: 10.1109/REDW.2015.7336740.

[111] H. Won, I. Ham, Y. Jeong, and M. Kang, “Comparison of various factors affected TID tolerance in FinFET and nanowire FET,” *Appl. Sci.*, vol. 9, no. 15, 2019, doi: 10.3390/app9153163.

[112] J. Karp, M. J. Hart, P. Maillard, G. Hellings, and D. Linten, “Single-Event Latch-Up: Increased Sensitivity from Planar to FinFET,” *IEEE Trans. Nucl. Sci.*, vol. 65, no. 1, pp. 217–222, 2018, doi: 10.1109/TNS.2017.2779831.

[113] R. M. Brewer, E. X. Zhang, M. Gorchichko, P. F. Wang, J. Cox, S. L. Moran, D. R. Ball, B. D. Sierawski, D. M. Fleetwood, R. D. Schrimpf, S. S. Iyer, and M. L. Alles, “Total Ionizing Dose Responses of 22-nm FDSOI and 14-nm Bulk FinFET Charge-Trap Transistors,” *IEEE Trans. Nucl. Sci.*, vol. 68, no. 5, pp. 677–686, 2021, doi: 10.1109/TNS.2021.3059594.

[114] A. Elwailly, J. Saltin, M. J. Gadlage, and H. Y. Wong, “Radiation Hardness Study of LG= 20 nm FinFET and Nanowire SRAM through TCAD Simulation,” *IEEE Trans. Electron Devices*, vol. 68, no. 5, pp. 2289–2294, 2021, doi: 10.1109/TED.2021.3067855.

[115] Y. Ma, J. Bi, S. Majumdar, S. Mehmood, L. Ji, Y. Sun, C. Zhang, L. Fan, B. Zhao, H. Wnag, L. Shen, and T. Han, “The influences of radiation effects on DC/RF performances of Lg=22 nm gate-all-around nanosheet field-effect transistor,” *Semicond. Sci. Technol.*, vol. 37, no. 3, p. 35010, 2022, [Online]. Available: <https://iopscience.iop.org/article/10.1088/2053-1583/abe778>

[116] J. Chen, S. Chen, Y. He, Y. Chi, J. Qin, B. Liang, and B. Liu, “Novel layout technique for n-hit single-event transient mitigation via source-extension,” *IEEE Trans. Nucl. Sci.*, vol. 59, no. 6, pp. 2859–2866, 2012, doi: 10.1109/TNS.2012.2212457.

[117] “Genius, Semiconductor device simulator 2021, Version 1.9.4, reference manual 2008–2019 (Singapore: Cogenda Pte Ltd).” singapore, 2008.

[118] J. Dong-mei and S. Chen, “TCAD Simulation for Total Ionizing Dose ( TID ) Effect in CMOS Transistors,” 2015.

[119] “Gds2Mesh 3D TCAD Model Constructor, Version 1.0.0, User’s guide 2008–2017 (Singapore: Cogenda Pte Ltd).” 2017.

[120] “<https://www.cogenda.com/article/Genius>.”

[121] “<https://www.cogenda.com/article/Gds2Mesh>.”

[122] “<https://www.cogenda.com/article/VisualParticle>.”

[123] K. Nayak, M. Bajaj, A. Konar, P. J. Oldiges, K. Natori, H. Iwai, K. V. R. M. Murali, and V. R. Rao, “CMOS logic device and circuit performance of Si gate all around nanowire MOSFET,” *IEEE Trans. Electron Devices*, vol. 61, no. 9, pp. 3066–3074, 2014, doi: 10.1109/TED.2014.2335192.

[124] J. Wang and M. Lundstrom, “Does source-to-drain tunneling limit the ultimate scaling of MOSFETs?,” *Tech. Dig. - Int. Electron Devices Meet.*, pp. 707–710, 2002, doi: 10.1109/iedm.2002.1175936.

[125] K. H. Kao, T. R. Wu, H. L. Chen, W. J. Lee, N. Y. Chen, W. C. Y. Ma, C. J. Su, and Y. J. Lee, “Subthreshold Swing Saturation of Nanoscale MOSFETs Due to Source-to-Drain Tunneling at Cryogenic Temperatures,” *IEEE Electron Device Lett.*, vol. 41, no. 9, pp. 1296–1299, 2020, doi: 10.1109/LED.2020.3012033.

[126] C. Spoorthi, J. Grace, and A. Chavan, “Analysis of Nanoscale FinFET Devices and Circuits,” pp. 479–484, 2020.

[127] N. L. Rowsey, “Quantitative Modeling of Total Ionizing Dose Reliability Effects in Device SiO<sub>2</sub> Layers,” *Dept. Elect. Comput. Eng., Univ. Florida, Gainesville, FL, USA, Tech. Rep. AAT 3569485*, 2012.

[128] M. Kumar, J. S. Ubhi, S. Basra, A. Chawla, and H. S. Jatana, “Total ionizing dose hardness analysis of transistors in commercial 180 nm CMOS technology,” *Microelectronics J.*, vol. 115, no. November 2020, p. 105182, 2021, doi: 10.1016/j.mejo.2021.105182.

[129] “GSEAT, Geant4-based Single Event Analysis Tool, Version 1.9.0, User’s Guide 2008–2017 (Singapore: Cogenda Pte Ltd).” 2017.

[130] Y.F.Song, L.S.Zheng, C.Shen, and J.Zhao, “SRAM SEU Modeling: Quickstart with Gds2Mesh/VisualParticle/Genius/runSEU, CGD-MN-1401, (Singapore: Cogenda Pte Ltd).” 2015.

[131] T. M. Chung, B. Olbrechts, and U. So, “Planar double-gate SOI MOS devices : Fabrication by wafer bonding over pre-patterned cavities and electrical characterization,” vol. 51, pp. 231–238, 2007, doi: 10.1016/j.sse.2007.01.017.

[132] N. Herbots, M. Lobet, and F. Van de Wiele, “RBS study of the effect of arsenic and phosphorus interfacial segregation upon the sintering of contacts between implanted polycrystalline silicon and aluminum: Silicon(1%),” *Nucl. Inst. Methods Phys. Res. B*, vol. 7–8, no. PART 1, pp. 278–286, 1985, doi: 10.1016/0168-583X(85)90566-X.

[133] N. Herbots, O. C. Hellman, P. A. Cullen, and O. Vancauwenberghe, “Semiconductor-based heterostructure formation using low energy ion beams: Ion beam deposition (IBD) & combined ion and molecular beam deposition (CIMD),” vol. 167, no. September, pp. 259–290, 2008, doi: 10.1063/1.37156.

[134] “ITRS. (2013). International Technology Roadmap for Semiconductors. [Online]. Available: <http://www.itrs2.net/>.”

[135] S. Sahay and M. J. Kumar, “Insight into Lateral Band-to-Band-Tunneling in Nanowire Junctionless FETs,” *IEEE Trans. Electron Devices*, vol. 63, no. 10, pp. 4138–4142, 2016, doi: 10.1109/TED.2016.2601239.

[136] J. Widiez, T. Poiroux, M. Vinet, M. Mouis, and S. Deleonibus, “Experimental comparison between Sub-0.1- $\mu$ m ultrathin SOI single- and double-gate MOSFETs: Performance and mobility,” *IEEE Trans. Nanotechnol.*, vol. 5, no. 6, pp. 643–647, 2006, doi: 10.1109/TNANO.2006.886786.

[137] S. T. Chandra and N. B. Balamurugan, “Performance analysis of silicon nanowire transistors considering effective oxide thickness of high-k gate dielectric,” *J. Semicond.*, vol. 35, no. 4, 2014, doi: 10.1088/1674-4926/35/4/044001.

[138] D. Nagy, G. Espineira, G. Indalecio, A. J. Garcia-Loureiro, K. Kalna, and N. Seoane, “Benchmarking of FinFET, Nanosheet, and Nanowire FET Architectures for Future Technology Nodes,” *IEEE Access*, vol. 8, pp. 53196–53202, 2020, doi: 10.1109/ACCESS.2020.2980925.

[139] IRDS, “International Roadmap for Devices and Systems 2017 Edition More Moore,” *IEEE Adv. Technol. Humanit.*, no. 3027, pp. 1–36, 2016.

[140] V. Jegadheesan, K. Sivasankaran, and A. Konar, “Optimized Substrate for Improved Performance of Stacked Nanosheet Field-Effect Transistor,” *IEEE Trans. Electron Devices*, vol. 67, no. 10, pp. 4079–4084, 2020, doi: 10.1109/TED.2020.3017175.

[141] P. Kushwaha, A. Dasgupta, M. Y. Kao, H. Agarwal, S. Salahuddin, and C. Hu, “Design Optimization Techniques in Nanosheet Transistor for RF Applications,” *IEEE Trans. Electron Devices*, vol. 67, no. 10, pp. 4515–4520, 2020, doi: 10.1109/TED.2020.3019022.

[142] A. Veloso, P. Matagne, D. Jang, N. Horiguchi, J. Ryckaert, and D. Mocuta, “High-Density Logic and Memory Applications,” *2019 Jt. Int. EUROSOI Work. Int. Conf. Ultim. Integr. Silicon*, vol. 21, pp. 1–4.

[143] “<https://www.ibm.com/blogs/research/2019/12/nanosheet-technology-ai-5g/>.”

[144] T. M. Chung, B. Olbrechts, U. Södervall, S. Bengtsson, D. Flandre, and J. P. Raskin, “Planar double-gate SOI MOS devices: Fabrication by wafer bonding over pre-patterned cavities and electrical characterization,” *Solid. State. Electron.*, vol. 51, no. 2, pp. 231–238, 2007, doi: 10.1016/j.sse.2007.01.017.

[145] M. H. Na, E. J. Nowak, W. Haensch, and J. Cai, “The effective drive current in CMOS inverters,” *Tech. Dig. - Int. Electron Devices Meet.*, pp. 121–124, 2002, doi: 10.1109/iedm.2002.1175793.

[146] J. Hu, J. E. Park, G. Freeman, R. Wachnik, and H. S. Philip Wong, “Effective drive current in CMOS inverters for sub-45nm technologies,” *Tech. Proc. 2008 NSTI Nanotechnol. Conf. Trade Show, NSTI-Nanotech, Nanotechnol. 2008*, vol. 3, pp. 829–832, 2008.

[147] A. Razavieh, Y. Deng, P. Zeitzoff, M. R. Na, J. Frougier, G. Karve, D. E. Brown, T. Yamashita, and E. J. Nowak, “Effective drive current in scaled FinFET and NSFET CMOS Inverters,” *Device Res. Conf. - Conf. Dig. DRC*, vol. 2018-June, no. December 2002, pp. 230–231, 2018, doi: 10.1109/DRC.2018.8442220.

[148] S. Maheshwaram, S. K. Manhas, and B. Anand, “Vertical nanowire transistor-based CMOS: VTC analysis,” *2014 IEEE 2nd Int. Conf. Emerg. Electron. Mater. to Devices, ICEE 2014 - Conf. Proc.*, pp. 1–4, 2014, doi: 10.1109/ICEmElec.2014.7151187.

[149] U. C. S. S. Database *et al.*, “This version of the Database includes launches through April 30 , 2022 . There are currently 5 , 465 active satellites in the database . The changes to this version of the database include : • The addition of 703 satellites • The

deletion of 89 satellites,” 2022.

- [150] E. Normand, J. L. Wert, H. Quinn, T. D. Fairbanks, S. Michalak, G. Grider, P. Iwanchuk, J. Morrison, S. Wender, and S. Johnson, “First record of single-event upset on ground, cray-1 computer at Los Alamos in 1976,” *IEEE Trans. Nucl. Sci.*, vol. 57, no. 6 PART 1, pp. 3114–3120, 2010, doi: 10.1109/TNS.2010.2083687.
- [151] J. T. Wallmark and S. M. Marcus, “Minimum Size and Maximum Packing Density of Nonredundant Semiconductor Devices,” *Proc. IRE*, vol. 50, no. 3, pp. 286–298, 1962, doi: 10.1109/JRPROC.1962.288321.
- [152] P. Sigmund, “Stopping of Heavy Ions,” *Springer Tracts Mod. Phys.*, no. January 2004, pp. 1–151, 2004.
- [153] S. R. Messenger, “Nonionizing energy loss (NIEL) for heavy ions,” *IEEE Trans. Nucl. Sci.*, vol. 46, no. 6 PART 1, pp. 1595–1602, 1999, doi: 10.1109/23.819126.
- [154] S. R. Messenger, E. A. Burke, M. A. Xapsos, G. P. Summers, R. J. Walters, I. Jun, and T. Jordan, “NIEL for Heavy Ions: An Analytical Approach,” *IEEE Trans. Nucl. Sci.*, vol. 50, no. 6 I, pp. 1919–1923, 2003, doi: 10.1109/TNS.2003.820762.
- [155] V. Zajic and P. Thieberger, “Upset Testing of Electronic Devices,” vol. 46, no. 1, pp. 59–69, 1999.
- [156] Z. Yang, Z. Liu, M. Cui, J. Sheng, L. Chen, L. Lu, W. Guo, X. Yang, Y. Zhao, W. Yang, J. C. Greer, Y. Zeng, B. Yan, and J. Ye, “Charge-carrier dynamics for silicon oxide tunneling junctions mediated by local pinholes,” *Cell Reports Phys. Sci.*, vol. 2, no. 12, p. 100667, 2021, doi: 10.1016/j.xcrp.2021.100667.
- [157] R. C. Baumann, “Soft errors in advanced semiconductor devices-part i: the three radiation sources,” *IEEE Trans. Device Mater. Reliab.*, vol. 1, no. 1, pp. 17–22, 2001, doi: 10.1109/7298.946456.
- [158] A. J. F. Ziegler and W. A. Lanford, “Effect of Cosmic Rays on Computer Memories Linked references are available on JSTOR for this article : silicon crystal on which the electronic,” vol. 206, no. 4420, pp. 776–788, 2018.
- [159] P. C. Adell, R. D. Schrimpf, C. R. Cirba, W. T. Holman, X. Zhu, H. J. Barnaby, and O.

Mion, “Single event transient effects in a voltage reference,” *Microelectron. Reliab.*, vol. 45, no. 2, pp. 355–359, 2005, doi: 10.1016/j.microrel.2004.05.029.

[160] Y. Ko, “Characterizing system-level masking effects against soft errors,” *Electron.*, vol. 10, no. 18, 2021, doi: 10.3390/electronics10182286.

[161] F. W. Sexton, “Destructive single-event effects in semiconductor devices and ICs,” *IEEE Trans. Nucl. Sci.*, vol. 50 III, no. 3, pp. 603–621, 2003, doi: 10.1109/TNS.2003.813137.

[162] J. R. Schwank and M. R. Shaneyfelt, “Radiation Effects in SOI Technologies,” vol. 50, no. 3, pp. 522–538, 2003.

# List of Publications

## International Journals

1. S. Kallepelli and S. Maheshwaram, "A novel circular double gate with raised source/drain SOI MOSFET," *Semicond. Sci. Technol.*, vol. 36, no. 6, p. 65009, 2021, <https://doi.org/10.1088/1361-6641/abf0e6>. (SCI)
2. K. Sagar and S. Maheshwaram, "Performance analysis of sub 10nm double gate Circular / Ring MOSFET," *Silicon*, pp. 1–9, 2022, <https://doi.org/10.1007/s12633-022-01668-w>. (SCI)
3. K. Sagar and S. Maheshwaram, "A Novel Vertically Stacked Circular Nanosheet FET for High Performance Applications," *ECS J. Solid State Sci. Technol.*, <https://doi.org/10.1149/2162-8777/ac71c9>. (SCI)
4. K. Sagar and S. Maheshwaram, "Benchmarking and Optimization of Circular Double Gate MOSFET (CDGT) for Sub 10 nm Nodes," *Silicon*, 2023, <https://doi.org/10.1007/s12633-022-02282-6>. (SCI)
5. K. Sagar and S. Maheshwaram, "Radiation Hardness Analysis in Advanced Enclosed Layout Circular MOSFET at  $L_G = 10$  nm," *IEEE Trans. NanoTech.* (SCI Journal) (Under Review).

## International Conferences

1. K. Sagar and M. Satish, "Performance Comparison of Circular Double Gate Transistor (CDGT) with Novel Architectures for High-Performance Applications," *2022 IEEE International Symposium on Smart Electronic Systems (iSES)*, Warangal, India, 2022, pp. 148-152, <https://doi.org/10.1109/iSES54909.2022.00039>. (IEEE)

# Appendix

This appendix presents device structure code of a SC-NSFET (2-sheet) with typical dimensions used in Gds2mesh tool:

$L = 10 \text{ nm}$ ,  $T_{\text{ox}} = 1 \text{ nm}$ , NS thickness = 5nm, S/D doping =  $1 \times 10^{20} \text{ cm}^{-3}$ , channel doping =  $1 \times 10^{15} \text{ cm}^{-3}$ .

```
__all__=['MosisCMOSMask', 'CMOSProcess']
from ProcessDesc import *
# {{{ MosisCMOSMask
class MosisCMOSMask(GdsiiMask):
    # {{{ map
    map = {
        'N_WELL':        42,
        'P_WELL':        41,
        'CAP_WELL':      59,
        'ACTIVE':        43,
        'THICK_ACTIVE':  60,
        'PBASE':         58,
        'POLY_CAP1':     28,
        'POLY':          46,
        'SILICIDE_BLOCK': 29,
        'N_PLUS_SELECT': 45,
        'P_PLUS_SELECT': 44,
        'POLY2':         56,
        'HI_RES_IMPLANT': 34,
        'CONTACT':       25,
        'POLY_CONTACT':  47,
        'ACTIVE_CONTACT': 48,
```

```

'POLY2_CONTACT': 55,
'METAL1': 49,
'VIA': 50,
'METAL2': 51,
'VIA2': 61,
'METAL3': 62,
'VIA3': 30,
'METAL4': 31,
'CAP_TOP_METAL': 35,
'VIA4': 32,
'METAL5': 33,
'VIA5': 36,
'METAL6': 37,
'DEEP_N_WELL': 38,
'GLASS': 52,
'PADS': 26,
'ROUTE_PORT': 24 # Port for routing
}

# }}}

def __init__(self, fname, params=GdsiiMask.Params(), top_level_struct=None):
    super(MosisCMOSMask, self).__init__(fname, params=params,
                                         top_level_struct=top_level_struct)

    # {{{ getLayerList()

def getLayerList(self):
    return [
        'BBOX',
        ('N_WELL', 0x80ff8d, 0),
        ('P_WELL', 0x80a8ff, 0),
        'CAP_WELL',
    ]

```

('ACTIVE', 0x008000, 5),  
'THICK\_ACTIVE',  
'PBASE',  
'POLY\_CAP1',  
('POLY', 0xff0000, 4),  
'SILICIDE\_BLOCK',  
('N\_PLUS\_SELECT', 0x01ff6b, 12),  
('P\_PLUS\_SELECT', 0xfbbe328, 13),  
'POLY2',  
'HI\_RES\_IMPLANT',  
('CONTACT', 0x0080ff, 1),  
'POLY\_CONTACT',  
'ACTIVE\_CONTACT',  
'POLY2\_CONTACT',  
('METAL1', 0x0000ff, 12),  
'VIA',  
'METAL2',  
'VIA2',  
'METAL3',  
'VIA3',  
'METAL4',  
'CAP\_TOP\_METAL',  
'VIA4',  
'METAL5',  
'VIA5',  
'METAL6',  
'DEEP\_N\_WELL',  
'GLASS',  
'PADS',

```

'ROUTE_PORT']

# } }

# {{{
def getLayer(self, layer):
    if layer=='BBOX':
        return self.getBounds()
    else:
        return super(MosisCMOSMask, self).getLayer(layer)

def getLabels(self, layer):
    if layer=='BBOX':
        return []
    else:
        return super(MosisCMOSMask, self).getLabels(layer)

# } }

# } }

# {{{
class CMOSParams(ParameterSet):
    """Parameters for Generic Deep Submicron CMOS Process"""

    def __init__(self):
        super(CMOSParams, self).__init__()
        self.params = [
            ('lmd',      0.005,      'Design rule length unit lambda (um)'), # layer thickness
            ('Tsub',     0.02,       'Thickness of the substrate region (um)'),
            ('TSTI',     0.005,      'Depth of the STI trench (um)'),
            ('TBOX',     0.02,       'Thickness of the BOX region (um)'),
            ('Tox',      0.001,      'Thickness of the gate oxide'),
            ('Tpoly',    0.005,      'Thickness of the poly-silicon gate'),
            ('TILD',     0.06,       'Thickness of the ILD dielectric (um) ')
        ]

```

('TM1', 0.035,	'Thickness of Metal 1 (um)'), # offset length
('off_spc', 0.002,	'offset for deep S/D implant, measured from poly edge (um)'),
('off_pkt', 0.0,	'offset for pocket implant, measured from poly edge (um)'),
('off_ply_cnt', 0.00,	'offset of poly contact holes (um)'),
('off_act_cnt', 0.00,	'offset of active contact holes (um)'), # sub doping
('Nsub', 1e15,	'Doping concentration in p substrate (cm^-3)'), # well doping
('Nwel_n', 1e15,	'Well doping concentration (acceptor) for nMOS (cm^-3)'),
('Rmax_wel_n', 0.00,	'Rmax of well doping for nMOS (um)'),
('Rmin_wel_n', 0.00,	'Rmin of well doping for nMOS (um)'),
('L1_wel_n', 0.0001,	'Lateral characteristic length of well doping for nMOS (um),
#active thickness	
('Lr_wel_n', 0.0001,	'Vertical characteristic length of well doping for nMOS (um)'),
('Nwel_p', 1e15,	'Well doping concentration (donor) for pMOS (cm^-3)'),
('Rmax_wel_p', 0.00,	'Rmax of well doping for pMOS (um)'),
('Rmin_wel_p', 0.00,	'Rmin of well doping for pMOS (um)'),
('L1_wel_p', 0.0001,	'Lateral characteristic length of well doping for pMOS (um)'),
('Lr_wel_p', 0.0001,	'Vertical characteristic length of well doping for pMOS (um)'),
# channel doping	
('Nchn_n', 1e15,	'Channel doping concentration (acceptor) for nMOS (cm^-3)'),
('Rmax_chn_n', 0.00,	'Rmax of channel doping for nMOS (um)'),
('Rmin_chn_n', 0.00,	'Rmin of channel doping for nMOS (um)'),
('L1_chn_n', 0.0001,	'Lateral characteristic length of channel doping for nMOS (um)'),
('Lr_chn_n', 0.0001,	'Vertical characteristic length of channel doping for nMOS (um)'),
('Nchn_p', 1e15,	'Channel doping concentration (donor) for pMOS (cm^-3)'),
('Rmax_chn_p', 0.00,	'Rmax of channel doping for pMOS (um)'),
('Rmin_chn_p', 0.00,	'Rmin of channel doping for pMOS (um)'),
('L1_chn_p', 0.0001,	'Lateral characteristic length of channel doping for pMOS (um)'),
('Lr_chn_p', 0.0001,	'Vertical characteristic length of channel doping for pMOS (um)'),

```

# pocket doping

('theta_pkt', 45,      'Tilt angle for pkt doping'),
('Npkt_n', 2.0e18,    'Pocket doping concentration (acceptor) for nMOS (cm^-3)'),
('Rmax_pkt_n', 0.0064, 'Rmax of pocket doping for nMOS (um)'),
('Rmin_pkt_n', 0.0064, 'Rmin of pocket doping for nMOS (um)'),
('Ll_pkt_n', 0.0001,   'Lateral characteristic length of pocket doping for nMOS (um)'),
('Lr_pkt_n', 0.005,    'Vertical characteristic length of pocket doping for nMOS (um)'),
('Npkt_p', 2.0e18,    'Pocket doping concentration (donor) for pMOS (cm^-3)'),
('Rmax_pkt_p', 0.0064, 'Rmax of pocket doping for pMOS (um)'),
('Rmin_pkt_p', 0.0064, 'Rmin of pocket doping for pMOS (um)'),
('Ll_pkt_p', 0.0001,   'Lateral characteristic length of pocket doping for pMOS (um)'),
('Lr_pkt_p', 0.005,    'Vertical characteristic length of pocket doping for pMOS (um)'),

# S/D extension doping

('Nsde_n', 1e18,      'S/D extension doping concentration (donor) for nMOS (cm^-3)'),
('Rmax_sde_n', 0.005,  'Rmax of S/D extension doping for nMOS (um)'),
('Rmin_sde_n', 0.00,   'Rmin of S/D extension doping for nMOS (um)'),
('Ll_sde_n', 0.0001,   'Lateral characteristic length of S/D extension doping for nMOS
(um)'),
('Lr_sde_n', 0.0001,   'Vertical characteristic length of S/D extension doping for nMOS
(um)'),
('Nsde_p', 1e18,      'S/D extension doping concentration (acceptor) for pMOS (cm^-3)'),
('Rmax_sde_p', 0.005,  'Rmax of S/D extension doping for pMOS (um)'),
('Rmin_sde_p', 0.00,   'Rmin of S/D extension doping for pMOS (um)'),
('Ll_sde_p', 0.00005,  'Lateral characteristic length of S/D extension doping for pMOS
(um)'),
('Lr_sde_p', 0.00005,  'Vertical characteristic length of S/D extension doping for pMOS
(um)'),

# Deep S/D doping

('Nsd_n', 1e20,      'S/D doping concentration (donor) for nMOS (cm^-3)'),
('Rmax_sd_n', 0.005,  'Rmax of S/D doping for nMOS (um)'),

```

```

('Rmin_sd_n', 0.00, 'Rmin of S/D doping for nMOS (um)'),
('Ll_sd_n', 0.00005, 'Lateral characteristic length of S/D doping for nMOS (um)'),
('Lr_sd_n', 0.005, 'Vertical characteristic length of S/D doping for nMOS (um)'),
('Nsd_p', 1e20, 'S/D doping concentration (acceptor) for pMOS (cm^-3)'),
('Rmax_sd_p', 0.005, 'Rmax of S/D doping for pMOS (um)'),
('Rmin_sd_p', 0.00, 'Rmin of S/D doping for pMOS (um)'),
('Ll_sd_p', 0.00005, 'Lateral characteristic length of S/D doping for pMOS (um)'),
('Lr_sd_p', 0.005, 'Vertical characteristic length of S/D doping for pMOS (um)'),


# Mesh size control

('msz_sub', 0.01, 'Mesh size constraint in the substrate region (um)'),
('msz_active', 0.005, 'Mesh size constraint in the active region (um)'),
('msz_active1', 0.005, 'Mesh size constraint in the active region (um)'),
('msz_ext', 0.005, 'Mesh size constraint in the active region (um)'),
('msz_chn', 0.001, 'Mesh size constraint in the transistor channel (um)'),
('msz_chn1', 0.001, 'Mesh size constraint in the transistor channel (um)'),
('msz_ox', 0.01, 'Mesh size constraint in the oxide region (um)'),
('msz_ox1', 0.01, 'Mesh size constraint in the oxide region (um)'),

]

# }}}

# {{{ CMOSProcess

class CMOSProcess(ProcessBase):

    """Generic Deep Submicron CMOS Process"""

    Params = CMOSParams

    # {{{ __init__()

    def __init__(self, params):
        super(CMOSProcess, self).__init__(params)

        self.IOPadList = None # default=None. We build every IO pad in this case

```

```

Tsub, TSTI, TBOX, Tox, Tpoly, TILD, TM1, lmd =
self.params.getParams(['Tsub','TSTI', 'TBOX', 'Tox', 'Tpoly', 'TILD', 'TM1', 'lmd'])

    self.z0      = 0.0

    self.zSTI   = self.z0 - TSTI

    self.zox1   = self.zSTI - Tox

    self.zSilic1 = self.zox1 - 4*Tox

    self.zpoly1 = self.zox1 - Tpoly

    self.zox2   = self.zpoly1 - Tox

    self.zSTI1  = self.zox2 - TSTI

    self.zox3   = self.zSTI1 - Tox

    self.zpoly2 = self.zox3 - Tpoly

    self.zbox   = self.zpoly2 - TBOX

    self.zbottom = self.zbox - Tsub

    self.zox    = self.z0 + Tox

    self.zSilic = self.zox + Tox

    self.zpoly  = self.zox + Tpoly

    self.zM1b   = self.z0 + Tox + Tpoly + TILD

    self.zM1t   = self.z0 + Tox + Tpoly + TILD + TM1

    self.zmax   = self.zM1t + 2*lmd # top of oxide

    self.zpad   = self.zmax + 0*lmd # top of pad

self.materials = {

    'npoly':      'NPoly',
    'ppoly':      'PPoly',
    'active_contact': 'Al',
    'poly_contact': 'Al',
    'metal1':      'Al',
    'via2':       'TiSi2',
}

```

```
# }}}
```

```
# {{{ buildSubstrate()
```

```
def buildSubstrate(self):
```

```
    if self.refine:
```

```
        msz_sub = self.params.getParams('msz_sub')
```

```
    else: msz_sub = 1e3
```

```
    g = self.mask.getBoundbox()
```

```
    obj = Extrusion(g, self.zbottom, self.zbox)
```

```
    self.device.add_object(obj, "sub", "Si", "", "sub", msz_sub) # bottom surface with label
```

```
# }}}
```

```
def buildBuriedOxide(self):
```

```
    if self.refine:
```

```
        msz_ox = self.params.getParams('msz_ox')
```

```
    else: msz_ox = 1e3
```

```
    obj = Extrusion(self.mask.getBoundbox(), self.zbox, self.zpoly2)
```

```
    self.device.set_fill_object(obj, "BOX", "SiO2", msz_ox)
```

```
# {{{ buildActive()
```

```
def buildActive(self):
```

```
    msz_active, msz_chn = self.params.getParams(['msz_active', 'msz_chn'])
```

```
    g_active = self.mask.getLayer('ACTIVE')
```

```
    g_metal2 = self.mask.getLayer('VIA4')
```

```
    g_metal3 = self.mask.getLayer('METAL3')
```

```
    g_active1 = Polygon.subtract(g_active, g_metal3)
```

```
    g_active_nonmetal2 = Polygon.subtract(g_active1, g_metal2)
```

```
    g_active_metal2 = Polygon.intersect(g_active, g_metal2)
```

```

obj = Extrusion(g_active_metal2, self.zSTI, self.z0)
    self.device.add_object(obj, "active_channel", "Si", "", "", msz_chn)
pad = Extrusion(g_active_nonmetal2, self.zSTI, self.z0)
    self.device.add_object(pad, "active_pad", "Si", "", "", msz_active)
# }}}

# {{{ buildActive1()

def buildActive1(self):
    msz_active1, msz_chn1 = self.params.getParams(['msz_active1', 'msz_chn1'])

    g_active = self.mask.getLayer('ACTIVE')
    g_metal2 = self.mask.getLayer('VIA4')
    g_active_nonmetal2 = Polygon.subtract(g_active, g_metal2)
    g_active_metal2 = Polygon.intersect(g_active, g_metal2)
    obj1 = Extrusion(g_active_metal2, self.zSTI1, self.zox2)
    self.device.add_object(obj1, "active_channel1", "Si", "", "", msz_chn1)
    pad1 = Extrusion(g_active_nonmetal2, self.zSTI1, self.zox2)
    self.device.add_object(pad1, "active_pad1", "Si", "", "", msz_active1)
# }}}

def getIOPadList(self):
    return self.padList

def setIOPadList(self, padList):
    self.IOPadList = padList
# {{{ buildPoly()

def buildPoly(self):
    lmd = self.params.getParams('lmd')
    if self.refine: msz=lmd
    else: msz=1e3
    g_contact = self.mask.getLayer('CONTACT')

```

```

g_poly = self.mask.getLayer('POLY')
g_p_plus = self.mask.getLayer('P_PLUS_SELECT')
g_p_poly = Polygon.intersect(g_poly, g_p_plus)
g_n_poly = Polygon.subtract(g_poly, g_p_plus)
g_p_poly11 = Polygon.subtract(g_p_poly, g_contact)
g_n_poly11 = Polygon.subtract(g_n_poly, g_contact)
npoly = Extrusion(g_n_poly11, self.zox, self.zpoly)
self.device.add_object(npoly, 'npoly', self.materials['npoly'], "", msz)
ppoly = Extrusion(g_p_poly11, self.zox, self.zpoly)
self.device.add_object(ppoly, 'ppoly', self.materials['ppoly'], "", msz)

# } }

# {{ buildPoly1()

def buildPoly1(self):
    lmd = self.params.getParams('lmd')
    if self.refine: msz=lmd
    else: msz=1e3
    g_contact = self.mask.getLayer('CONTACT')
    g_poly = self.mask.getLayer('POLY')
    g_p_plus = self.mask.getLayer('P_PLUS_SELECT')
    g_p_poly = Polygon.intersect(g_poly, g_p_plus)
    g_n_poly = Polygon.subtract(g_poly, g_p_plus)
    g_p_poly11 = Polygon.subtract(g_p_poly, g_contact)
    g_n_poly11 = Polygon.subtract(g_n_poly, g_contact)

    npoly1 = Extrusion(g_n_poly11, self.zpoly1, self.zox1)
    self.device.add_object(npoly1, 'npoly1', self.materials['npoly'], "", msz)
    ppoly1 = Extrusion(g_p_poly11, self.zpoly1, self.zox1)
    self.device.add_object(ppoly1, 'ppoly1', self.materials['ppoly'], "", msz)

# } }

```

```

# {{ buildPoly2()

def buildPoly2(self):

    lmd = self.params.getParams('lmd')

    if self.refine: msz=lmd

    else:      msz=1e3

    g_poly1  = self.mask.getLayer('POLY')

    g_p_plus = self.mask.getLayer('P_PLUS_SELECT')

    g_p_poly2 = Polygon.intersect(g_poly1, g_p_plus)

    g_n_poly2 = Polygon.subtract(g_poly1, g_p_plus)

    npoly2 = Extrusion(g_n_poly2, self.zpoly2, self.zox3)

    self.device.add_object(npoly2, 'npoly2', self.materials['npoly'], ", ", msz)

    ppoly2 = Extrusion(g_p_poly2, self.zpoly2, self.zox3)

    self.device.add_object(ppoly2, 'ppoly2', self.materials['ppoly'], ", ", msz)

# }}

# {{ buildsilicide()

def buildsilicide(self):

    lmd = self.params.getParams('lmd')

    if self.refine: msz=lmd

    else:      msz=1e3

    g_via2  = self.mask.getLayer('VIA2')

    g_metal4 = self.mask.getLayer('METAL4')

    g_sil = Polygon.subtract(g_via2, g_metal4)

    obj10 = Extrusion(g_sil, self.z0, self.zSilic)

    self.device.add_object(obj10, "silicide", self.materials['via2'], ", ", msz)

# }}

# {{ buildsilicide1()

def buildsilicide1(self):

    lmd = self.params.getParams('lmd')

```

```

if self.refine: msz=lmd
else: msz=1e3
g_via2 = self.mask.getLayer('VIA2')
g_metal4 = self.mask.getLayer('METAL4')
g_sil1 = Polygon.subtract(g_via2, g_metal4)
obj101 = Extrusion(g_sil1, self.zox2, self.zSilic1)
self.device.add_object(obj101, "silicide1", self.materials['via2'], "", msz)
# } }

# {{{ buildContact()

def buildContact(self):
    lmd = self.params.getParams('lmd')
    if self.refine: msz=lmd
    else: msz=1e3
    g_poly = self.mask.getLayer('POLY')
    g_contact = self.mask.getLayer('CONTACT')
    g_poly_contact = Polygon.intersect(g_contact, g_poly)
    g_active_contact = Polygon.subtract(g_contact, g_poly)

    active_contact = Extrusion(g_active_contact, self.zox2, self.zM1b)
    self.device.add_object(active_contact, 'active_contact',
                           self.materials['active_contact'], "", msz)
    poly_contact = Extrusion(g_poly_contact, self.zox3, self.zM1b )
    self.device.add_object(poly_contact, 'poly_contact',
                           self.materials['poly_contact'], "", msz)
# } }

# {{{ buildMetal1()

def buildMetal1(self):
    lmd = self.params.getParams('lmd')

```

```

if self.refine: msz=1.5*lmd
else: msz=1e3
obj = Extrusion(self.mask.getLayer('METAL1'), self.zM1b, self.zM1t)
self.device.add_object(obj, 'metal',
                      self.materials["metal1"], ", ", msz)
# } }

def buildGateOxide(self):
    if self.refine:
        msz_ox1 = self.params.getParams('msz_ox')
    else: msz_ox1 = 1e3
    g_poly2 = self.mask.getLayer('POLY')
    g_metal2 = self.mask.getLayer('METAL2')
    g_ox = Polygon.intersect(g_metal2, g_poly2)
    obj4 = Extrusion(g_ox, self.z0, self.zox)
    self.device.add_object(obj4, "gox", "SiO2", ", ", msz_ox1)

def buildGateOxide1(self):
    if self.refine:
        msz_ox1 = self.params.getParams('msz_ox')
    else: msz_ox1 = 1e3
    g_poly2 = self.mask.getLayer('POLY')
    g_metal2 = self.mask.getLayer('METAL2')
    g_ox1 = Polygon.intersect(g_metal2, g_poly2)
    obj5 = Extrusion(g_ox1, self.zox1, self.zSTI)
    self.device.add_object(obj5, "gox1", "SiO2", ", ", msz_ox1)

def buildGateOxide2(self):
    if self.refine:
        msz_ox1 = self.params.getParams('msz_ox')
    else: msz_ox1 = 1e3
    g_poly2 = self.mask.getLayer('POLY')

```

```

g_metal2 = self.mask.getLayer('METAL2')
g_ox2 = Polygon.intersect(g_metal2, g_poly2)
obj6 = Extrusion(g_ox2, self.zox2, self.zpoly1)
self.device.add_object(obj6, "gox2", "SiO2", "", msz_ox1)

def buildGateOxide3(self):
    if self.refine:
        msz_ox1 = self.params.getParams('msz_ox')
    else: msz_ox1 = 1e3
    g_poly2 = self.mask.getLayer('POLY')
    g_metal2 = self.mask.getLayer('METAL2')
    g_ox3 = Polygon.intersect(g_metal2, g_poly2)
    obj7 = Extrusion(g_ox3, self.zox3, self.zSTI1)
    self.device.add_object(obj7, "gox3", "SiO2", "", msz_ox1)

def buildFillOxide(self):
    if self.refine:
        msz_ox = self.params.getParams('msz_ox')
    else: msz_ox = 1e3
    obj = Extrusion(self.mask.getBoundbox(), self.zpoly2, self.zmax)
    self.device.set_fill_object(obj, "ox", "SiO2", msz_ox)

# {{{ buildPowerPad()

def buildPowerPad(self):
    lmd = self.params.getParams('lmd')
    if self.refine: msz=lmd
    else: msz=1e3
    g_vdd = self.mask.getPad('METAL1', 'vdd')
    g_vss = self.mask.getPad('METAL1', 'vss')
    if g_vdd:
        obj = Extrusion(g_vdd, self.zM1t, self.zpad)
        self.device.add_object(obj, 'vdd', 'Al', 'vdd', "", msz)

```

```

if g_vss:
    obj = Extrusion(g_vss, self.zM1t, self.zpad)
    self.device.add_object(obj, 'vss', 'Al', 'vss', "", msz)
# } }

# {{{ getIOPadList()

def getIOPadList(self):
    if self.IOPadList==None:
        return self.mask.getLabels('ROUTE_PORT')
    else:
        return self.IOPadList

# } }

# {{{ buildIOPad()

def buildIOPad(self):
    padList = list(set(self.getIOPadList())) ## remove duplicates
    lmd = self.params.getParams('lmd')
    if self.refine: msz=lmd
    else: msz=1e3
    for pad in padList:
        g = self.mask.getPad('ROUTE_PORT', pad)
        if g==None:
            print 'IO pad "%s" not found' % pad
            raise ValueError
        obj = Extrusion(g, self.zM1t, self.zpad)
        self.device.add_object(obj, pad, 'Al', pad, "", msz)
# } }

# {{{ placeWaferDoping()

def placeWaferDoping(self):
    Nsub = self.params.getParams('Nsub')
    # substrate doping

```

```

g_sub = Polygon.offsetted(self.mask.getBoundbox(), 0.1)

if Nsub>0:
    s = "Acceptor"
else:
    Nsub *= -1
    s = "Donor"

self.device.add_profile(PlanarUniformProfile(g_sub, self.zbottom, self.z0, s, Nsub))

# } }

# } }

# {{ placeSDDoping()

def placeSDDoping(self):

    off_spc = self.params.getParams('off_spc')

    g_n_plus = self.mask.getLayer('N_PLUS_SELECT')
    g_p_plus = self.mask.getLayer('P_PLUS_SELECT')
    g_metal2 = self.mask.getLayer('METAL2')

    g_off_spc = Polygon.offsetted(g_metal2, off_spc)
    g_sde_n = Polygon.subtract(g_n_plus, g_metal2)
    g_sde_p = Polygon.subtract(g_p_plus, g_metal2)
    g_sd_n = Polygon.subtract(g_n_plus, g_off_spc)
    g_sd_p = Polygon.subtract(g_p_plus, g_off_spc)

    # deep s/d

    N_n, Rmax_n, Rmin_n, Ll_n, Lr_n, Nsd_n, Nsd_p = self.params.getParams(['Nsd_n',
'Rmax_sd_n', 'Rmin_sd_n', 'Ll_sd_n', 'Lr_sd_n', 'Nsd_n', 'Nsd_p'])

    #self.device.add_profile(PlanarAnalyticProfile(g_sd_n, self.z0, Rmin_n, Rmax_n,
"Donor", N_n, Lr_n, Ll_n, PlanarAnalyticProfile.GAUSSIAN))

    self.device.add_profile(PlanarUniformProfile(g_sd_n,
self.zSTI, self.z0, "Donor", Nsd_n))

    N_p, Rmax_p, Rmin_p, Ll_p, Lr_p = self.params.getParams(['Nsd_p', 'Rmax_sd_p',
'Rmin_sd_p', 'Ll_sd_p', 'Lr_sd_p'])

    #self.device.add_profile(PlanarAnalyticProfile(g_sd_p, self.z0, Rmin_p, Rmax_p,
"Acceptor", N_p, Lr_p, Ll_p, PlanarAnalyticProfile.GAUSSIAN))

```

```

        self.device.add_profile(PlanarUniformProfile(g_sd_p,
self.zSTI,self.z0,"Acceptor",Nsd_p))

        N_n, Rmax_n, Rmin_n, Ll_n, Lr_n,Nsd_n,Nsd_p = self.params.getParams(['Nsd_n',
'Rmax_sd_n', 'Rmin_sd_n', 'Ll_sd_n', 'Lr_sd_n','Nsd_n','Nsd_p'])

        #self.device.add_profile(PlanarAnalyticProfile(g_sd_n, self.zox2, Rmin_n, Rmax_n,
"Donor", N_n, Lr_n, Ll_n, PlanarAnalyticProfile.GAUSSIAN))

        self.device.add_profile(PlanarUniformProfile(g_sd_n,
self.zSTI1,self.zpoly1,"Donor",Nsd_n))

        N_p, Rmax_p, Rmin_p, Ll_p, Lr_p = self.params.getParams(['Nsd_p', 'Rmax_sd_p',
'Rmin_sd_p', 'Ll_sd_p', 'Lr_sd_p'])

        #self.device.add_profile(PlanarAnalyticProfile(g_sd_p, self.zox2, Rmin_p, Rmax_p,
"Acceptor", N_p, Lr_p, Ll_p, PlanarAnalyticProfile.GAUSSIAN))

        self.device.add_profile(PlanarUniformProfile(g_sd_p,
self.zSTI1,self.zpoly1,"Acceptor",Nsd_p))

# }}}

def meshSizeControl(self):

    pass

# {{{ buildDevice()

def buildDevice(self):

    if self.mask==None:

        raise ValueError

    self.buildSubstrate()

    self.buildActive()

    self.buildActive1()

    self.buildGateOxide()

    self.buildGateOxide1()

    self.buildGateOxide2()

    self.buildGateOxide3()

    self.buildPoly()

    self.buildPoly1()

    self.buildPoly2()

```

```
self.buildsilicide()
self.buildsilicide1()
self.buildContact()
self.buildMetal1()
self.buildPowerPad()
self.buildIOPad()
self.buildFillOxide()
self.buildBuriedOxide()
self.placeWaferDoping()
self.placeSDDoping()
self.device.finalize()
if self.refine:
    self.meshSizeControl()
# {{{ buildCAD()
def buildCAD(self):
    if self.mask==None:
        raise ValueError
    self.buildSubstrate()
    self.buildActive()
    self.buildActive1()
    self.buildGateOxide()
    self.buildGateOxide1()
    self.buildGateOxide2()
    self.buildGateOxide3()
    self.buildPoly()
    self.buildPoly1()
    self.buildPoly2()
    self.buildsilicide()
    self.buildsilicide1()
```

```
self.buildContact()  
self.buildMetal1()  
self.buildPowerPad()  
self.buildIOPad()  
self.buildFillOxide()  
self.buildBuriedOxide()  
self.device.finalize()  
# }}}  
# }}}
```