

# Nonisolated Switched Inductor – Capacitor based High Gain DC-DC Converter

M.F. BABA

Research Scholar, Electrical  
Engineering Department  
National Institute Of Technoly,  
Warangal

TELANGANA, INDIA.  
mf Baba@student.nitw.ac.in

A.V. GIRIDHAR

Senior Member, IEEE, Electrical  
Engineering Department  
National Institute Of Technoly,  
Warangal

TELANGANA, INDIA.  
giridhar@nitw.ac.in

B.L. NARASIMHARAJU

Senior Member, IEEE, Electrical  
Engineering Department  
National Institute Of Technoly,  
Warangal

TELANGANA, INDIA.  
blnraju@nitw.ac.in

HARISH S. KRISHNAMOORTHY

Senior Member, IEEE  
Univesity of HOUSTON, Missouri City  
Texas, United States.

**Abstract**— This paper presents a nonisolated switched inductor-capacitor based DC-DC converter (NSLCDC) which combines switched inductor and capacitor technologies to accomplish high stepped-up voltage at the output terminals. The NSLCDC converter operates on the fundamental principle of parallel charge and series discharge of interleaved inductors with low component count. The steady state continuous conduction mode (CCM) of operation and a suitable comparison with the similar topologies are discussed in detail. The proposed NSLCDC converter of 100 W output power rating is simulated on PSIM platform and results are presented.

**Keywords**— Nonisolated DC-DC converter, Switched Inductor-Capacitor, Continuous Conduction Mode (CCM).

## I. INTRODUCTION

Recent trends signify the importance of renewable energy sources like solar, fuel cells, etc in the energy sector. These sources provide low and variable output DC voltages like 12 to 128 volts. These low voltage levels must be raised to a standard high voltage level to suit the applications like EV charging, satellite and DC home applications.

The conventional boost converter contains one inductor and one active switch so that to raise the voltages to higher levels the switch is stressed to longer time intervals and further the voltage gain provided is also not adequate for certain applications. The main demerit of the boost converter is the blocking capability of switch, which is at output voltage and thereby increased switching losses leading to poor efficiency. One of the classic solutions to attain high step-up gain is to cascade numerous boosting stages but the problem with this approach is the overall efficiency is greatly reduced.

Majority of voltage amplification techniques involve either isolated or nonisolated DC-DC converters. The isolated topologies in addition with flyback, push-pull, forward converter and half/full bridge converters are having a problem of voltage spikes across the switch. The main reason behind this voltage spikes is the leakage inductance of transformers or coupled inductors. These voltage spikes can be reduced by providing additional clamping circuits or snubber circuits for the switches. In either way additional components are added to the existing topology there by making the converter bulky, non-economical, increased losses and reduced efficiency.

The nonisolated DC-DC converters (without coupled inductor) are free from above stated problems. Numerous voltages raising techniques like active switched inductor/capacitor [1], voltage lift, voltage multiplier cells, quadratic boost [2] etc are available to raise the voltage levels. These nonisolated converters are compact in size, component count is less, more economical and power density is high. The nonisolated step-up converters are suited to those utilities where galvanic isolation is not necessary.

## II. PROPOSED NSLCDC CONVERTER

The NSLCDC converter power circuit consists of a pair of identical inductors ( $L_1, L_2$ ) for which the duration of energization is controlled by switches ( $S_1, S_2$ ). The diode  $D_0$  is to aid the for charging of capacitor  $C_0$  and diodes  $D_1, D_2$  to aid for charging/discharging of capacitors  $C_1, C_2$  as shown in Fig. 1. The following steady state analysis is carried out on the assumption that all the elements in power circuit are ideal.

### A. Operating Principle of NSLCDC Converter

The NSLCDC converter ccm operation is in two modes CCM<sub>1</sub> and CCM<sub>2</sub>. The detail operation of the NSLCDC converter in these two modes is as follows

#### CCM<sub>1</sub> Mode of Operation:

In CCM<sub>1</sub> mode the switch  $S_1$  and  $S_2$  are turned ON i.e., shunting inductor pair ( $L_1, L_2$ ) across the source and the ideal operating waveforms are as shown in fig. 2(a). The forward biased diode  $D_2$  lead to the charging of capacitor  $c_2$  from capacitor  $C_1$  via switch  $S_1$ . The output capacitor  $C_0$  energizes the load as shown in Fig. 3(a).




Fig. 1. The NSLCDC converter




Fig. 2 Operating Waveforms (a) CCM (b) DCM




Fig. 3. Operating modes of NSLCDC converter (a) CCM<sub>1</sub> (b) CCM<sub>2</sub> (c), (d) DCM

The CCM<sub>1</sub> operating mode constitutes of the following element voltages

$$L_1 = L_2 = L \quad (1)$$

$$V_{L1} = V_{L2} = V_i \quad (2)$$

$$V_{C1} = V_{C2} \quad (3)$$

*CCM<sub>2</sub> Mode of Operation:*

In CCM<sub>2</sub> mode two switches are turned OFF. The two identical inductors ( $L_1, L_2$ ) along with capacitor  $C_2$  and DC source ( $V_i$ ) discharges through the output capacitor ( $C_0$ ) and load resistor ( $R_0$ ) as shown in Fig. 3(b). The diode  $D_1$  drives the capacitor  $C_1$  charge from the combination of DC source  $V_i$  and inductor  $L_1$ .

The CCM<sub>2</sub> operating mode constitutes of the following element voltages

$$V_{L1} + V_{L2} = V_i + V_{C2} - V_0 \quad (4)$$

$$V_L = \frac{V_i + V_{C2} - V_0}{2} \quad (5)$$

$$V_i = V_{C1} + V_{L1}$$

$$V_L = V_i - V_{C1} \quad (6)$$

Writing the volt-sec balance for inductor  $L_1$

$$V_i DT_s + (V_i - V_{C1})(1 - D)T_s = 0 \quad (7)$$

$$V_{C1} = \frac{V_i}{1 - D}$$

Similarly, volt-sec balance for inductor  $L_2$  is as follows

$$V_i DT_s + \left( \frac{V_i + V_{C1} - V_0}{2} \right) (1 - D)T_s = 0 \quad (8)$$

$$V_i \left( D + \frac{1 - D}{2} \right) + \left( \frac{1 - D}{2} \right) V_{C1} = \left( \frac{V_0}{2} \right) (1 - D)$$

Using (6) in (7), the voltage gain can be written as

$$V_0(1 - D) = V_i(2 + D) \quad (9)$$

$$G_{CCM} \left( \frac{V_0}{V_i} \right) = \left( \frac{2 + D}{1 - D} \right)$$

The step-up voltage gain variations with respect to the variation in the conducting duration of switches ( $D$ ) is plotted as shown in Fig.6. Initial raise of the gain is very low and hence it is better practice to operate this converter more than 0.6 duty ratio for better step-up gains. The converter can attain a maximum step-up conversion ratio of




Fig. 4. DCM gain vs duty ratio




Fig. 5. Normalized boundary inductor time constant vs duty ratio

29 for a switch duty of 0.9. Increasing the duty ratio beyond 0.9 is not suggestable because the converter may enter into unstable region of operation.

The NSLDC converter dcm operation consists of three modes dcm<sub>1</sub>, dcm<sub>2</sub> and dcm<sub>3</sub>. The analysis and performance of proposed converter under dcm mode is as follows

#### DCM<sub>1</sub> Mode of Operation:

The operating principle is same for DCM<sub>1</sub> mode of operation as that of CCM<sub>1</sub> mode. The inductor L<sub>2</sub> peak currents are written as

$$I_{L2p} = \frac{V_i}{L} DT_s \quad (9)$$

#### DCM<sub>2</sub> Mode of Operation:

The operating principle is same for DCM<sub>2</sub> mode of operation as that of CCM<sub>2</sub> mode. The inductor L<sub>2</sub> peak currents are written as

$$I_{L2p} = \frac{V_0 - V_i \left( \frac{2}{1-D} \right)}{L} D_1 T_s \quad (10)$$

#### DCM<sub>3</sub> Mode of Operation:

This mode consists of two sub intervals D<sub>1</sub>T<sub>s</sub>, D<sub>2</sub>T<sub>s</sub> as shown in Fig. 2(b). At the end of period D<sub>1</sub>T<sub>s</sub> the inductor L<sub>2</sub> is completely demagnetized which makes the output capacitor (C<sub>0</sub>) power the load and DC source along with inductor L<sub>1</sub> charges the capacitor (C<sub>1</sub>) as shown in Fig 3(c). Similarly, at the end of period D<sub>2</sub>T<sub>s</sub> inductor L<sub>1</sub> also demagnetizes and capacitor C<sub>0</sub> continue powering the load as shown in Fig 3(d).

Equating (9) and (10), the duty ratio D<sub>1</sub> can be evaluated by the following equation

$$D_1 = \frac{V_i D}{V_0 - V_i \left( \frac{2}{1-D} \right)} \quad (11)$$

From Fig. 2(b) the average value of output capacitor current is written as

$$I_{C0} = \frac{\frac{1}{2} D_1 T_s I_{L2p} - I_0 T_s}{T_s} \quad (12)$$

Using (9), (11) in (12) and by making it equal to zero

$$\frac{(V_i D)^2}{\left( V_0 - V_i \left( \frac{2}{1-D} \right) \right)} = \frac{2 V_0}{R_0} (L f_s) \quad (13)$$

Then, the normalized inductor time constant

$$\tau_L = \frac{L f_s}{R_0} \quad (14)$$

Using (14) in (13) the DCM voltage gain is written as

$$G_{DCM} = \frac{1}{1-D} + \sqrt{\left( \frac{1}{1-D} \right)^2 + \frac{D^2}{2 \tau_L}} \quad (15)$$

The step-up DCM voltage gain variations with respect to the variation in the conducting duration of switches (D) is (at, τ<sub>L</sub>=0.004) plotted as shown in Fig.4.

At the boundary the CCM and DCM voltage gains are equal. Hence, from (8) and (15) the normalized boundary inductor time constant is written as

$$\tau_{LB} = \frac{D (1-D)^2}{2 (D+2)} \quad (16)$$

The plot of normalized boundary inductor time constant against duty ratio is shown in Fig. 5, by locating CCM and DCM regions.

By considering an inductor L<sub>2</sub> current at the end of D<sub>1</sub>T<sub>s</sub> or at the beginning of D<sub>2</sub>T<sub>s</sub> like in (9) and (10), the duty ratio D<sub>2</sub> is derived as

$$D_2 = D_1 \quad (17)$$

## B. Component Design

### Inductor Design:

The two identical inductors are designed depending on the parameters of ripple current (Δi<sub>L</sub>), duty ratio (D), applied voltage across the inductors and switching frequency (f<sub>s</sub>).

$$L_1 = L_2 = \frac{V_i D}{\Delta i_L f_s} \quad (18)$$

By considering a suitable value for the ripple current inductor L<sub>1</sub> and L<sub>2</sub> values can be determined.

### Capacitor Design:

The capacitance value of three capacitors (C<sub>1</sub>, C<sub>2</sub>, C<sub>3</sub>) can be determined by voltage ripple (ΔV<sub>C</sub>), duty ratio (D), switching frequency (f<sub>s</sub>) and the current flowing through the capacitor.

By knowing proper charging and discharging patterns of the capacitors, the capacitances are determined as follows

$$C_1 = C_2 \geq \left( \frac{(i_i - i_L(1-D))}{\Delta V_{C1} f_s} \right) \quad (19)$$

$$C_0 \geq \left( \frac{i_0(1-D)}{\Delta V_{C0} f_s} \right) \quad (20)$$

TABLE I. COMPARISON OF NSLCDC CONVERTER WITH SIMILAR TOPOLOGIES

Converter	Voltage Gain	Nominal Switch Voltage Stress	Component Count				Total Component Count
			Inductors	Capacitors	Diodes	Switches	
A	$\frac{1}{1-D}$	1	1	1	1	1	4
B [3]	$\frac{2}{1-D}$	1/2	1	3	3	1	8
C [4]	$1 + \frac{D}{1-D}$	$\frac{1}{(1-D)G}$	2	2	4	2	10
D [5]	$1 + \frac{D}{1-D}$	$\frac{(1+G)}{G}$	2	1	1	2	6
NSLCDC	$2 + \frac{D}{1-D}$	$\frac{1}{2} - \frac{1}{2G} \left( \frac{D}{1-D} \right)$	2	3	3	2	10

A = Classic Boost Converter

## III. COMPARATIVE ANALYSIS

The NSLCDC converter component count, switch voltage stress and voltage conversion ratio are compared with that of the converters specified in A, B, C and D as shown in Table I. It is clear from the Fig.6 that for the same operating constraints of duty ratio 0.85 the step-up gains provided by converters A, B and C/D are 6.66, 13.33 and 12.33 respectively, whereas the NSLCDC converter provides a step-up voltage gain of 29 which is far superior than all the stated converters. The component count compared with A, B and C converters is slightly higher but this is the optimized component count for the proposed topology to attain high voltage gain. The major advantage of the NSLCDC converter is drain to source voltage of switches is less than voltage  $V_0$ , thereby reducing the switching losses and increasing life span of the switches.

Where  $\Delta V_{C1}$ ,  $\Delta V_{C2}$  and  $\Delta V_{C3}$  are the ripple voltages of three capacitors respectively.




Fig. 6. Similar topologies voltage gain comparison with NSLCDC

## IV. SIMULATION RESULTS

TABLE II. POWER CIRCUIT DESIGN SPECIFICATIONS

Parameter	Value
Power	100 W
Output voltage	380 V
Input voltage	20 V
Switching frequency	50 kHz
Voltage Gain	19
Duty Ratio	0.85
Inductors ( $L_1/L_2$ )	400 $\mu$ H
Capacitors ( $C_0$ )	50 $\mu$ F

The NSLCDC converter simulated with a load power rating of 100 W i.e a load resistor of 1444  $\Omega$  is used. The

ideal switches are switched at a frequency ( $f_s$ ) of 50 kHz at 85% duty. The inductors are identical with an inductance value of 400  $\mu$ H. The capacitors values are chosen according to (19) and (20). The input voltage applied to the converter is 20 V and the output voltage attained with the above parametric values is 380 V i.e., a voltage gain of 19 is achieved as stated in Table II.

In this section the simulated results of NSLCDC converter are discussed. The proposed converter has been simulated with an output power rating of 100 W and key results are shown in Fig 7. The NSLCDC converter attains 380 V at the output with an applied voltage of 20 V and output voltage fluctuations ranging from 379.22 to 379.3 V as shown in Fig 7(a). The NSLCDC converter rated at 100 W delivers an output current of 263 mA to the load and draws an average current of 5.12 A at the input terminals, which fluctuates from 3.13 A to 6.12 A as shown in Fig 7(b).


The voltage profile for the two identical inductors  $L_1$  and  $L_2$  is similar but the current profile will differ. The average current of inductor  $L_1$  is 3.57 A fluctuating from 3.13 A to 3.98 A and that of inductor  $L_2$  is 1.8 A ranging from 1.38 A to 2.23 A as shown in Fig 7(c).

The voltage across various elements is shown in Fig. 7 (d), (e) and (f). The average voltage of the capacitors  $C_1$ ,  $C_2$  is 133 V and that of the output capacitor  $C_0$  is 380 V. The switches  $S_1$  and  $S_2$  are subjected to a voltage stress of 133 V, which is much less than the output voltage of 380 V. The output diode  $D_0$  is subjected highest voltage stress of 380 V. The diodes  $D_1$  and  $D_2$  has a voltage stress of 133 V across them.


## Effect of Nonidentical Inductors:

The effect of non-identical inductors in [2] (inductor  $L_1 >$  inductor  $L_2$ ) caused a small interval between ON and OFF periods of the two switches but the overall step-up gain of the converter remains similar to that of identical inductors case.


The NSLCDC converter is simulated for inductor  $L_1$  which is twice that of inductor  $L_2$  and the results are presented in Fig. 8. It is clear from the current pattern of the two non-identical inductors that there is no such interval as in [2] between the intervals  $DT_s$  and  $(1-D) T_s$ . Moreover, output voltage and step-up conversion ratio of NSLCDC converter remains same to that of identical inductors case.




(a)




(b)




(c)



(d)



(e)



(f)

Fig.7. Simulated results of NSLCDC converter




Fig. 8 Effect of nonideality in inductors

## V. CONCLUSION

This paper presented a nonisolated DC-DC converter with the integration of switched inductor–capacitor techniques. High voltage gain achieved with the basic interleaved inductor boosting principle of parallel charge and series discharge. The voltage stress across the switches is less than output voltage which causes reduced switching losses and also the element count is optimized with the NSLCDC converter. The proposed converter rated at 100 W functionality is validated with the simulation results.

## ACKNOWLEDGMENT

This research work is supported in part by Scheme for Promotion of Academic and Research Collaboration (SPARC), Government of India, through its research grant number: SPARC/2018-2019/P1392/SL

## REFERENCES

- [1] S. Sadaf, M. S. Bhaskar, M. Meraj, A. Iqbal and N. Al-Emadi, "A Novel Modified Switched Inductor Boost Converter With Reduced Switch Voltage Stress," in *IEEE Transactions on Industrial Electronics*, vol. 68, no. 2, pp. 1275-1289, Feb. 2021, doi: 10.1109/TIE.2020.2970648.
- [2] G. G. Kumar, K. Sundaramoorthy, V. Karthikeyan and E. Babaei, "Switched Capacitor–Inductor Network Based Ultra-Gain DC–DC Converter Using Single Switch," in *IEEE Transactions on Industrial Electronics*, vol. 67, no. 12, pp. 10274-10283, Dec. 2020, doi: 10.1109/TIE.2019.2962406.
- [3] A. Iqbal, M. Sagar Bhaskar, M. Meraj and S. Padmanaban, "DC-Transformer Modelling, Analysis and Comparison of the Experimental Investigation of a Non-Inverting and Non-Isolated Nx Multilevel Boost Converter (Nx MBC) for Low to High DC Voltage Applications," in *IEEE Access*, vol. 6, pp. 70935-70951, 2018, doi: 10.1109/ACCESS.2018.2881391.
- [4] F. Mohammadzadeh Shahr, E. Babaei and M. Farsadi, "Voltage-Lift Technique Based Nonisolated Boost DC–DC Converter: Analysis and Design," in *IEEE Transactions on Power Electronics*, vol. 33, no. 7, pp. 5917-5926, July 2018, doi: 10.1109/TPEL.2017.2740843.
- [5] L. Yang, T. Liang and J. Chen, "Transformerless DC–DC Converters With High Step-Up Voltage Gain," in *IEEE Transactions on Industrial Electronics*, vol. 56, no. 8, pp. 3144-3152, Aug. 2009, doi: 10.1109/TIE.2009.2022512.